pci.h 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. */
  6. #ifndef _ASM_PCI_H
  7. #define _ASM_PCI_H
  8. #include <linux/config.h>
  9. #include <linux/mm.h>
  10. #ifdef __KERNEL__
  11. /*
  12. * This file essentially defines the interface between board
  13. * specific PCI code and MIPS common PCI code. Should potentially put
  14. * into include/asm/pci.h file.
  15. */
  16. #include <linux/ioport.h>
  17. /*
  18. * Each pci channel is a top-level PCI bus seem by CPU. A machine with
  19. * multiple PCI channels may have multiple PCI host controllers or a
  20. * single controller supporting multiple channels.
  21. */
  22. struct pci_controller {
  23. struct pci_controller *next;
  24. struct pci_bus *bus;
  25. struct pci_ops *pci_ops;
  26. struct resource *mem_resource;
  27. unsigned long mem_offset;
  28. struct resource *io_resource;
  29. unsigned long io_offset;
  30. unsigned int index;
  31. /* For compatibility with current (as of July 2003) pciutils
  32. and XFree86. Eventually will be removed. */
  33. unsigned int need_domain_info;
  34. int iommu;
  35. };
  36. /*
  37. * Used by boards to register their PCI busses before the actual scanning.
  38. */
  39. extern struct pci_controller * alloc_pci_controller(void);
  40. extern void register_pci_controller(struct pci_controller *hose);
  41. /*
  42. * board supplied pci irq fixup routine
  43. */
  44. extern int pcibios_map_irq(struct pci_dev *dev, u8 slot, u8 pin);
  45. /* Can be used to override the logic in pci_scan_bus for skipping
  46. already-configured bus numbers - to be used for buggy BIOSes
  47. or architectures with incomplete PCI setup by the loader */
  48. extern unsigned int pcibios_assign_all_busses(void);
  49. #define pcibios_scan_all_fns(a, b) 0
  50. extern unsigned long PCIBIOS_MIN_IO;
  51. extern unsigned long PCIBIOS_MIN_MEM;
  52. #define PCIBIOS_MIN_CARDBUS_IO 0x4000
  53. extern void pcibios_set_master(struct pci_dev *dev);
  54. static inline void pcibios_penalize_isa_irq(int irq)
  55. {
  56. /* We don't do dynamic PCI IRQ allocation */
  57. }
  58. /*
  59. * Dynamic DMA mapping stuff.
  60. * MIPS has everything mapped statically.
  61. */
  62. #include <linux/types.h>
  63. #include <linux/slab.h>
  64. #include <asm/scatterlist.h>
  65. #include <linux/string.h>
  66. #include <asm/io.h>
  67. struct pci_dev;
  68. /*
  69. * The PCI address space does equal the physical memory address space. The
  70. * networking and block device layers use this boolean for bounce buffer
  71. * decisions. This is set if any hose does not have an IOMMU.
  72. */
  73. extern unsigned int PCI_DMA_BUS_IS_PHYS;
  74. #ifdef CONFIG_MAPPED_DMA_IO
  75. /* pci_unmap_{single,page} is not a nop, thus... */
  76. #define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME) dma_addr_t ADDR_NAME;
  77. #define DECLARE_PCI_UNMAP_LEN(LEN_NAME) __u32 LEN_NAME;
  78. #define pci_unmap_addr(PTR, ADDR_NAME) ((PTR)->ADDR_NAME)
  79. #define pci_unmap_addr_set(PTR, ADDR_NAME, VAL) (((PTR)->ADDR_NAME) = (VAL))
  80. #define pci_unmap_len(PTR, LEN_NAME) ((PTR)->LEN_NAME)
  81. #define pci_unmap_len_set(PTR, LEN_NAME, VAL) (((PTR)->LEN_NAME) = (VAL))
  82. #else /* CONFIG_MAPPED_DMA_IO */
  83. /* pci_unmap_{page,single} is a nop so... */
  84. #define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME)
  85. #define DECLARE_PCI_UNMAP_LEN(LEN_NAME)
  86. #define pci_unmap_addr(PTR, ADDR_NAME) (0)
  87. #define pci_unmap_addr_set(PTR, ADDR_NAME, VAL) do { } while (0)
  88. #define pci_unmap_len(PTR, LEN_NAME) (0)
  89. #define pci_unmap_len_set(PTR, LEN_NAME, VAL) do { } while (0)
  90. #endif /* CONFIG_MAPPED_DMA_IO */
  91. /* This is always fine. */
  92. #define pci_dac_dma_supported(pci_dev, mask) (1)
  93. extern dma64_addr_t pci_dac_page_to_dma(struct pci_dev *pdev,
  94. struct page *page, unsigned long offset, int direction);
  95. extern struct page *pci_dac_dma_to_page(struct pci_dev *pdev,
  96. dma64_addr_t dma_addr);
  97. extern unsigned long pci_dac_dma_to_offset(struct pci_dev *pdev,
  98. dma64_addr_t dma_addr);
  99. extern void pci_dac_dma_sync_single_for_cpu(struct pci_dev *pdev,
  100. dma64_addr_t dma_addr, size_t len, int direction);
  101. extern void pci_dac_dma_sync_single_for_device(struct pci_dev *pdev,
  102. dma64_addr_t dma_addr, size_t len, int direction);
  103. #ifdef CONFIG_PCI
  104. static inline void pci_dma_burst_advice(struct pci_dev *pdev,
  105. enum pci_dma_burst_strategy *strat,
  106. unsigned long *strategy_parameter)
  107. {
  108. *strat = PCI_DMA_BURST_INFINITY;
  109. *strategy_parameter = ~0UL;
  110. }
  111. #endif
  112. extern void pcibios_resource_to_bus(struct pci_dev *dev,
  113. struct pci_bus_region *region, struct resource *res);
  114. #ifdef CONFIG_PCI_DOMAINS
  115. #define pci_domain_nr(bus) ((struct pci_controller *)(bus)->sysdata)->index
  116. static inline int pci_proc_domain(struct pci_bus *bus)
  117. {
  118. struct pci_controller *hose = bus->sysdata;
  119. return hose->need_domain_info;
  120. }
  121. #endif /* CONFIG_PCI_DOMAINS */
  122. #endif /* __KERNEL__ */
  123. /* implement the pci_ DMA API in terms of the generic device dma_ one */
  124. #include <asm-generic/pci-dma-compat.h>
  125. static inline void pcibios_add_platform_entries(struct pci_dev *dev)
  126. {
  127. }
  128. /* Do platform specific device initialization at pci_enable_device() time */
  129. extern int pcibios_plat_dev_init(struct pci_dev *dev);
  130. #endif /* _ASM_PCI_H */