av7110.c 78 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849
  1. /*
  2. * driver for the SAA7146 based AV110 cards (like the Fujitsu-Siemens DVB)
  3. * av7110.c: initialization and demux stuff
  4. *
  5. * Copyright (C) 1999-2002 Ralph Metzler
  6. * & Marcus Metzler for convergence integrated media GmbH
  7. *
  8. * originally based on code by:
  9. * Copyright (C) 1998,1999 Christian Theiss <mistert@rz.fh-augsburg.de>
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License
  13. * as published by the Free Software Foundation; either version 2
  14. * of the License, or (at your option) any later version.
  15. *
  16. *
  17. * This program is distributed in the hope that it will be useful,
  18. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. * GNU General Public License for more details.
  21. *
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  26. * Or, point your browser to http://www.gnu.org/copyleft/gpl.html
  27. *
  28. *
  29. * the project's page is at http://www.linuxtv.org/dvb/
  30. */
  31. #include <linux/config.h>
  32. #include <linux/module.h>
  33. #include <linux/kmod.h>
  34. #include <linux/delay.h>
  35. #include <linux/fs.h>
  36. #include <linux/timer.h>
  37. #include <linux/poll.h>
  38. #include <linux/byteorder/swabb.h>
  39. #include <linux/smp_lock.h>
  40. #include <linux/kernel.h>
  41. #include <linux/moduleparam.h>
  42. #include <linux/sched.h>
  43. #include <linux/types.h>
  44. #include <linux/fcntl.h>
  45. #include <linux/interrupt.h>
  46. #include <linux/string.h>
  47. #include <linux/pci.h>
  48. #include <linux/vmalloc.h>
  49. #include <linux/firmware.h>
  50. #include <linux/crc32.h>
  51. #include <linux/i2c.h>
  52. #include <asm/system.h>
  53. #include <asm/semaphore.h>
  54. #include <linux/dvb/frontend.h>
  55. #include "dvb_frontend.h"
  56. #include "ttpci-eeprom.h"
  57. #include "av7110.h"
  58. #include "av7110_hw.h"
  59. #include "av7110_av.h"
  60. #include "av7110_ca.h"
  61. #include "av7110_ipack.h"
  62. #define TS_WIDTH 376
  63. #define TS_HEIGHT 512
  64. #define TS_BUFLEN (TS_WIDTH*TS_HEIGHT)
  65. #define TS_MAX_PACKETS (TS_BUFLEN/TS_SIZE)
  66. int av7110_debug;
  67. static int vidmode = CVBS_RGB_OUT;
  68. static int pids_off;
  69. static int adac = DVB_ADAC_TI;
  70. static int hw_sections;
  71. static int rgb_on;
  72. static int volume = 255;
  73. static int budgetpatch = 0;
  74. module_param_named(debug, av7110_debug, int, 0644);
  75. MODULE_PARM_DESC(debug, "debug level (bitmask, default 0)");
  76. module_param(vidmode, int, 0444);
  77. MODULE_PARM_DESC(vidmode,"analog video out: 0 off, 1 CVBS+RGB (default), 2 CVBS+YC, 3 YC");
  78. module_param(pids_off, int, 0444);
  79. MODULE_PARM_DESC(pids_off,"clear video/audio/PCR PID filters when demux is closed");
  80. module_param(adac, int, 0444);
  81. MODULE_PARM_DESC(adac,"audio DAC type: 0 TI, 1 CRYSTAL, 2 MSP (use if autodetection fails)");
  82. module_param(hw_sections, int, 0444);
  83. MODULE_PARM_DESC(hw_sections, "0 use software section filter, 1 use hardware");
  84. module_param(rgb_on, int, 0444);
  85. MODULE_PARM_DESC(rgb_on, "For Siemens DVB-C cards only: Enable RGB control"
  86. " signal on SCART pin 16 to switch SCART video mode from CVBS to RGB");
  87. module_param(volume, int, 0444);
  88. MODULE_PARM_DESC(volume, "initial volume: default 255 (range 0-255)");
  89. module_param(budgetpatch, int, 0444);
  90. MODULE_PARM_DESC(budgetpatch, "use budget-patch hardware modification: default 0 (0 no, 1 autodetect, 2 always)");
  91. static void restart_feeds(struct av7110 *av7110);
  92. static int av7110_num = 0;
  93. #define FE_FUNC_OVERRIDE(fe_func, av7110_copy, av7110_func) \
  94. {\
  95. if (fe_func != NULL) { \
  96. av7110_copy = fe_func; \
  97. fe_func = av7110_func; \
  98. } \
  99. }
  100. static void init_av7110_av(struct av7110 *av7110)
  101. {
  102. struct saa7146_dev *dev = av7110->dev;
  103. /* set internal volume control to maximum */
  104. av7110->adac_type = DVB_ADAC_TI;
  105. av7110_set_volume(av7110, av7110->mixer.volume_left, av7110->mixer.volume_right);
  106. av7710_set_video_mode(av7110, vidmode);
  107. /* handle different card types */
  108. /* remaining inits according to card and frontend type */
  109. av7110->analog_tuner_flags = 0;
  110. av7110->current_input = 0;
  111. if (i2c_writereg(av7110, 0x20, 0x00, 0x00) == 1) {
  112. printk ("dvb-ttpci: Crystal audio DAC @ card %d detected\n",
  113. av7110->dvb_adapter.num);
  114. av7110->adac_type = DVB_ADAC_CRYSTAL;
  115. i2c_writereg(av7110, 0x20, 0x01, 0xd2);
  116. i2c_writereg(av7110, 0x20, 0x02, 0x49);
  117. i2c_writereg(av7110, 0x20, 0x03, 0x00);
  118. i2c_writereg(av7110, 0x20, 0x04, 0x00);
  119. /**
  120. * some special handling for the Siemens DVB-C cards...
  121. */
  122. } else if (0 == av7110_init_analog_module(av7110)) {
  123. /* done. */
  124. }
  125. else if (dev->pci->subsystem_vendor == 0x110a) {
  126. printk("dvb-ttpci: DVB-C w/o analog module @ card %d detected\n",
  127. av7110->dvb_adapter.num);
  128. av7110->adac_type = DVB_ADAC_NONE;
  129. }
  130. else {
  131. av7110->adac_type = adac;
  132. printk("dvb-ttpci: adac type set to %d @ card %d\n",
  133. av7110->dvb_adapter.num, av7110->adac_type);
  134. }
  135. if (av7110->adac_type == DVB_ADAC_NONE || av7110->adac_type == DVB_ADAC_MSP) {
  136. // switch DVB SCART on
  137. av7110_fw_cmd(av7110, COMTYPE_AUDIODAC, MainSwitch, 1, 0);
  138. av7110_fw_cmd(av7110, COMTYPE_AUDIODAC, ADSwitch, 1, 1);
  139. if (rgb_on &&
  140. (av7110->dev->pci->subsystem_vendor == 0x110a) && (av7110->dev->pci->subsystem_device == 0x0000)) {
  141. saa7146_setgpio(dev, 1, SAA7146_GPIO_OUTHI); // RGB on, SCART pin 16
  142. //saa7146_setgpio(dev, 3, SAA7146_GPIO_OUTLO); // SCARTpin 8
  143. }
  144. }
  145. av7110_set_volume(av7110, av7110->mixer.volume_left, av7110->mixer.volume_right);
  146. av7110_setup_irc_config(av7110, 0);
  147. }
  148. static void recover_arm(struct av7110 *av7110)
  149. {
  150. dprintk(4, "%p\n",av7110);
  151. av7110_bootarm(av7110);
  152. msleep(100);
  153. restart_feeds(av7110);
  154. av7110_fw_cmd(av7110, COMTYPE_PIDFILTER, SetIR, 1, av7110->ir_config);
  155. }
  156. static void arm_error(struct av7110 *av7110)
  157. {
  158. dprintk(4, "%p\n",av7110);
  159. av7110->arm_errors++;
  160. av7110->arm_ready = 0;
  161. recover_arm(av7110);
  162. }
  163. static void av7110_arm_sync(struct av7110 *av7110)
  164. {
  165. av7110->arm_rmmod = 1;
  166. wake_up_interruptible(&av7110->arm_wait);
  167. while (av7110->arm_thread)
  168. msleep(1);
  169. }
  170. static int arm_thread(void *data)
  171. {
  172. struct av7110 *av7110 = data;
  173. u16 newloops = 0;
  174. int timeout;
  175. dprintk(4, "%p\n",av7110);
  176. lock_kernel();
  177. daemonize("arm_mon");
  178. sigfillset(&current->blocked);
  179. unlock_kernel();
  180. av7110->arm_thread = current;
  181. for (;;) {
  182. timeout = wait_event_interruptible_timeout(av7110->arm_wait,
  183. av7110->arm_rmmod, 5 * HZ);
  184. if (-ERESTARTSYS == timeout || av7110->arm_rmmod) {
  185. /* got signal or told to quit*/
  186. break;
  187. }
  188. if (!av7110->arm_ready)
  189. continue;
  190. if (down_interruptible(&av7110->dcomlock))
  191. break;
  192. newloops = rdebi(av7110, DEBINOSWAP, STATUS_LOOPS, 0, 2);
  193. up(&av7110->dcomlock);
  194. if (newloops == av7110->arm_loops) {
  195. printk(KERN_ERR "dvb-ttpci: ARM crashed @ card %d\n",
  196. av7110->dvb_adapter.num);
  197. arm_error(av7110);
  198. av7710_set_video_mode(av7110, vidmode);
  199. init_av7110_av(av7110);
  200. if (down_interruptible(&av7110->dcomlock))
  201. break;
  202. newloops = rdebi(av7110, DEBINOSWAP, STATUS_LOOPS, 0, 2) - 1;
  203. up(&av7110->dcomlock);
  204. }
  205. av7110->arm_loops = newloops;
  206. }
  207. av7110->arm_thread = NULL;
  208. return 0;
  209. }
  210. /**
  211. * Hack! we save the last av7110 ptr. This should be ok, since
  212. * you rarely will use more then one IR control.
  213. *
  214. * If we want to support multiple controls we would have to do much more...
  215. */
  216. void av7110_setup_irc_config(struct av7110 *av7110, u32 ir_config)
  217. {
  218. static struct av7110 *last;
  219. dprintk(4, "%p\n", av7110);
  220. if (!av7110)
  221. av7110 = last;
  222. else
  223. last = av7110;
  224. if (av7110) {
  225. av7110_fw_cmd(av7110, COMTYPE_PIDFILTER, SetIR, 1, ir_config);
  226. av7110->ir_config = ir_config;
  227. }
  228. }
  229. static void (*irc_handler)(u32);
  230. void av7110_register_irc_handler(void (*func)(u32))
  231. {
  232. dprintk(4, "registering %p\n", func);
  233. irc_handler = func;
  234. }
  235. void av7110_unregister_irc_handler(void (*func)(u32))
  236. {
  237. dprintk(4, "unregistering %p\n", func);
  238. irc_handler = NULL;
  239. }
  240. static void run_handlers(unsigned long ircom)
  241. {
  242. if (irc_handler != NULL)
  243. (*irc_handler)((u32) ircom);
  244. }
  245. static DECLARE_TASKLET(irtask, run_handlers, 0);
  246. static void IR_handle(struct av7110 *av7110, u32 ircom)
  247. {
  248. dprintk(4, "ircommand = %08x\n", ircom);
  249. irtask.data = (unsigned long) ircom;
  250. tasklet_schedule(&irtask);
  251. }
  252. /****************************************************************************
  253. * IRQ handling
  254. ****************************************************************************/
  255. static int DvbDmxFilterCallback(u8 *buffer1, size_t buffer1_len,
  256. u8 *buffer2, size_t buffer2_len,
  257. struct dvb_demux_filter *dvbdmxfilter,
  258. enum dmx_success success,
  259. struct av7110 *av7110)
  260. {
  261. if (!dvbdmxfilter->feed->demux->dmx.frontend)
  262. return 0;
  263. if (dvbdmxfilter->feed->demux->dmx.frontend->source == DMX_MEMORY_FE)
  264. return 0;
  265. switch (dvbdmxfilter->type) {
  266. case DMX_TYPE_SEC:
  267. if ((((buffer1[1] << 8) | buffer1[2]) & 0xfff) + 3 != buffer1_len)
  268. return 0;
  269. if (dvbdmxfilter->doneq) {
  270. struct dmx_section_filter *filter = &dvbdmxfilter->filter;
  271. int i;
  272. u8 xor, neq = 0;
  273. for (i = 0; i < DVB_DEMUX_MASK_MAX; i++) {
  274. xor = filter->filter_value[i] ^ buffer1[i];
  275. neq |= dvbdmxfilter->maskandnotmode[i] & xor;
  276. }
  277. if (!neq)
  278. return 0;
  279. }
  280. return dvbdmxfilter->feed->cb.sec(buffer1, buffer1_len,
  281. buffer2, buffer2_len,
  282. &dvbdmxfilter->filter,
  283. DMX_OK);
  284. case DMX_TYPE_TS:
  285. if (!(dvbdmxfilter->feed->ts_type & TS_PACKET))
  286. return 0;
  287. if (dvbdmxfilter->feed->ts_type & TS_PAYLOAD_ONLY)
  288. return dvbdmxfilter->feed->cb.ts(buffer1, buffer1_len,
  289. buffer2, buffer2_len,
  290. &dvbdmxfilter->feed->feed.ts,
  291. DMX_OK);
  292. else
  293. av7110_p2t_write(buffer1, buffer1_len,
  294. dvbdmxfilter->feed->pid,
  295. &av7110->p2t_filter[dvbdmxfilter->index]);
  296. default:
  297. return 0;
  298. }
  299. }
  300. //#define DEBUG_TIMING
  301. static inline void print_time(char *s)
  302. {
  303. #ifdef DEBUG_TIMING
  304. struct timeval tv;
  305. do_gettimeofday(&tv);
  306. printk("%s: %d.%d\n", s, (int)tv.tv_sec, (int)tv.tv_usec);
  307. #endif
  308. }
  309. #define DEBI_READ 0
  310. #define DEBI_WRITE 1
  311. static inline void start_debi_dma(struct av7110 *av7110, int dir,
  312. unsigned long addr, unsigned int len)
  313. {
  314. dprintk(8, "%c %08lx %u\n", dir == DEBI_READ ? 'R' : 'W', addr, len);
  315. if (saa7146_wait_for_debi_done(av7110->dev, 0)) {
  316. printk(KERN_ERR "%s: saa7146_wait_for_debi_done timed out\n", __FUNCTION__);
  317. return;
  318. }
  319. SAA7146_ISR_CLEAR(av7110->dev, MASK_19); /* for good measure */
  320. SAA7146_IER_ENABLE(av7110->dev, MASK_19);
  321. if (len < 5)
  322. len = 5; /* we want a real DEBI DMA */
  323. if (dir == DEBI_WRITE)
  324. iwdebi(av7110, DEBISWAB, addr, 0, (len + 3) & ~3);
  325. else
  326. irdebi(av7110, DEBISWAB, addr, 0, len);
  327. }
  328. static void debiirq(unsigned long data)
  329. {
  330. struct av7110 *av7110 = (struct av7110 *) data;
  331. int type = av7110->debitype;
  332. int handle = (type >> 8) & 0x1f;
  333. unsigned int xfer = 0;
  334. print_time("debi");
  335. dprintk(4, "type 0x%04x\n", type);
  336. if (type == -1) {
  337. printk("DEBI irq oops @ %ld, psr:0x%08x, ssr:0x%08x\n",
  338. jiffies, saa7146_read(av7110->dev, PSR),
  339. saa7146_read(av7110->dev, SSR));
  340. goto debi_done;
  341. }
  342. av7110->debitype = -1;
  343. switch (type & 0xff) {
  344. case DATA_TS_RECORD:
  345. dvb_dmx_swfilter_packets(&av7110->demux,
  346. (const u8 *) av7110->debi_virt,
  347. av7110->debilen / 188);
  348. xfer = RX_BUFF;
  349. break;
  350. case DATA_PES_RECORD:
  351. if (av7110->demux.recording)
  352. av7110_record_cb(&av7110->p2t[handle],
  353. (u8 *) av7110->debi_virt,
  354. av7110->debilen);
  355. xfer = RX_BUFF;
  356. break;
  357. case DATA_IPMPE:
  358. case DATA_FSECTION:
  359. case DATA_PIPING:
  360. if (av7110->handle2filter[handle])
  361. DvbDmxFilterCallback((u8 *)av7110->debi_virt,
  362. av7110->debilen, NULL, 0,
  363. av7110->handle2filter[handle],
  364. DMX_OK, av7110);
  365. xfer = RX_BUFF;
  366. break;
  367. case DATA_CI_GET:
  368. {
  369. u8 *data = av7110->debi_virt;
  370. if ((data[0] < 2) && data[2] == 0xff) {
  371. int flags = 0;
  372. if (data[5] > 0)
  373. flags |= CA_CI_MODULE_PRESENT;
  374. if (data[5] > 5)
  375. flags |= CA_CI_MODULE_READY;
  376. av7110->ci_slot[data[0]].flags = flags;
  377. } else
  378. ci_get_data(&av7110->ci_rbuffer,
  379. av7110->debi_virt,
  380. av7110->debilen);
  381. xfer = RX_BUFF;
  382. break;
  383. }
  384. case DATA_COMMON_INTERFACE:
  385. CI_handle(av7110, (u8 *)av7110->debi_virt, av7110->debilen);
  386. #if 0
  387. {
  388. int i;
  389. printk("av7110%d: ", av7110->num);
  390. printk("%02x ", *(u8 *)av7110->debi_virt);
  391. printk("%02x ", *(1+(u8 *)av7110->debi_virt));
  392. for (i = 2; i < av7110->debilen; i++)
  393. printk("%02x ", (*(i+(unsigned char *)av7110->debi_virt)));
  394. for (i = 2; i < av7110->debilen; i++)
  395. printk("%c", chtrans(*(i+(unsigned char *)av7110->debi_virt)));
  396. printk("\n");
  397. }
  398. #endif
  399. xfer = RX_BUFF;
  400. break;
  401. case DATA_DEBUG_MESSAGE:
  402. ((s8*)av7110->debi_virt)[Reserved_SIZE - 1] = 0;
  403. printk("%s\n", (s8 *) av7110->debi_virt);
  404. xfer = RX_BUFF;
  405. break;
  406. case DATA_CI_PUT:
  407. dprintk(4, "debi DATA_CI_PUT\n");
  408. case DATA_MPEG_PLAY:
  409. dprintk(4, "debi DATA_MPEG_PLAY\n");
  410. case DATA_BMP_LOAD:
  411. dprintk(4, "debi DATA_BMP_LOAD\n");
  412. xfer = TX_BUFF;
  413. break;
  414. default:
  415. break;
  416. }
  417. debi_done:
  418. spin_lock(&av7110->debilock);
  419. if (xfer)
  420. iwdebi(av7110, DEBINOSWAP, xfer, 0, 2);
  421. ARM_ClearMailBox(av7110);
  422. spin_unlock(&av7110->debilock);
  423. }
  424. /* irq from av7110 firmware writing the mailbox register in the DPRAM */
  425. static void gpioirq(unsigned long data)
  426. {
  427. struct av7110 *av7110 = (struct av7110 *) data;
  428. u32 rxbuf, txbuf;
  429. int len;
  430. if (av7110->debitype != -1)
  431. /* we shouldn't get any irq while a debi xfer is running */
  432. printk("dvb-ttpci: GPIO0 irq oops @ %ld, psr:0x%08x, ssr:0x%08x\n",
  433. jiffies, saa7146_read(av7110->dev, PSR),
  434. saa7146_read(av7110->dev, SSR));
  435. if (saa7146_wait_for_debi_done(av7110->dev, 0)) {
  436. printk(KERN_ERR "%s: saa7146_wait_for_debi_done timed out\n", __FUNCTION__);
  437. BUG(); /* maybe we should try resetting the debi? */
  438. }
  439. spin_lock(&av7110->debilock);
  440. ARM_ClearIrq(av7110);
  441. /* see what the av7110 wants */
  442. av7110->debitype = irdebi(av7110, DEBINOSWAP, IRQ_STATE, 0, 2);
  443. av7110->debilen = irdebi(av7110, DEBINOSWAP, IRQ_STATE_EXT, 0, 2);
  444. rxbuf = irdebi(av7110, DEBINOSWAP, RX_BUFF, 0, 2);
  445. txbuf = irdebi(av7110, DEBINOSWAP, TX_BUFF, 0, 2);
  446. len = (av7110->debilen + 3) & ~3;
  447. print_time("gpio");
  448. dprintk(8, "GPIO0 irq 0x%04x %d\n", av7110->debitype, av7110->debilen);
  449. switch (av7110->debitype & 0xff) {
  450. case DATA_TS_PLAY:
  451. case DATA_PES_PLAY:
  452. break;
  453. case DATA_MPEG_VIDEO_EVENT:
  454. {
  455. u32 h_ar;
  456. struct video_event event;
  457. av7110->video_size.w = irdebi(av7110, DEBINOSWAP, STATUS_MPEG_WIDTH, 0, 2);
  458. h_ar = irdebi(av7110, DEBINOSWAP, STATUS_MPEG_HEIGHT_AR, 0, 2);
  459. iwdebi(av7110, DEBINOSWAP, IRQ_STATE_EXT, 0, 2);
  460. iwdebi(av7110, DEBINOSWAP, RX_BUFF, 0, 2);
  461. av7110->video_size.h = h_ar & 0xfff;
  462. dprintk(8, "GPIO0 irq: DATA_MPEG_VIDEO_EVENT: w/h/ar = %u/%u/%u\n",
  463. av7110->video_size.w,
  464. av7110->video_size.h,
  465. av7110->video_size.aspect_ratio);
  466. event.type = VIDEO_EVENT_SIZE_CHANGED;
  467. event.u.size.w = av7110->video_size.w;
  468. event.u.size.h = av7110->video_size.h;
  469. switch ((h_ar >> 12) & 0xf)
  470. {
  471. case 3:
  472. av7110->video_size.aspect_ratio = VIDEO_FORMAT_16_9;
  473. event.u.size.aspect_ratio = VIDEO_FORMAT_16_9;
  474. av7110->videostate.video_format = VIDEO_FORMAT_16_9;
  475. break;
  476. case 4:
  477. av7110->video_size.aspect_ratio = VIDEO_FORMAT_221_1;
  478. event.u.size.aspect_ratio = VIDEO_FORMAT_221_1;
  479. av7110->videostate.video_format = VIDEO_FORMAT_221_1;
  480. break;
  481. default:
  482. av7110->video_size.aspect_ratio = VIDEO_FORMAT_4_3;
  483. event.u.size.aspect_ratio = VIDEO_FORMAT_4_3;
  484. av7110->videostate.video_format = VIDEO_FORMAT_4_3;
  485. }
  486. dvb_video_add_event(av7110, &event);
  487. break;
  488. }
  489. case DATA_CI_PUT:
  490. {
  491. int avail;
  492. struct dvb_ringbuffer *cibuf = &av7110->ci_wbuffer;
  493. avail = dvb_ringbuffer_avail(cibuf);
  494. if (avail <= 2) {
  495. iwdebi(av7110, DEBINOSWAP, IRQ_STATE_EXT, 0, 2);
  496. iwdebi(av7110, DEBINOSWAP, TX_LEN, 0, 2);
  497. iwdebi(av7110, DEBINOSWAP, TX_BUFF, 0, 2);
  498. break;
  499. }
  500. len = DVB_RINGBUFFER_PEEK(cibuf, 0) << 8;
  501. len |= DVB_RINGBUFFER_PEEK(cibuf, 1);
  502. if (avail < len + 2) {
  503. iwdebi(av7110, DEBINOSWAP, IRQ_STATE_EXT, 0, 2);
  504. iwdebi(av7110, DEBINOSWAP, TX_LEN, 0, 2);
  505. iwdebi(av7110, DEBINOSWAP, TX_BUFF, 0, 2);
  506. break;
  507. }
  508. DVB_RINGBUFFER_SKIP(cibuf, 2);
  509. dvb_ringbuffer_read(cibuf, av7110->debi_virt, len, 0);
  510. iwdebi(av7110, DEBINOSWAP, TX_LEN, len, 2);
  511. iwdebi(av7110, DEBINOSWAP, IRQ_STATE_EXT, len, 2);
  512. dprintk(8, "DMA: CI\n");
  513. start_debi_dma(av7110, DEBI_WRITE, DPRAM_BASE + txbuf, len);
  514. spin_unlock(&av7110->debilock);
  515. wake_up(&cibuf->queue);
  516. return;
  517. }
  518. case DATA_MPEG_PLAY:
  519. if (!av7110->playing) {
  520. iwdebi(av7110, DEBINOSWAP, IRQ_STATE_EXT, 0, 2);
  521. iwdebi(av7110, DEBINOSWAP, TX_LEN, 0, 2);
  522. iwdebi(av7110, DEBINOSWAP, TX_BUFF, 0, 2);
  523. break;
  524. }
  525. len = 0;
  526. if (av7110->debitype & 0x100) {
  527. spin_lock(&av7110->aout.lock);
  528. len = av7110_pes_play(av7110->debi_virt, &av7110->aout, 2048);
  529. spin_unlock(&av7110->aout.lock);
  530. }
  531. if (len <= 0 && (av7110->debitype & 0x200)
  532. &&av7110->videostate.play_state != VIDEO_FREEZED) {
  533. spin_lock(&av7110->avout.lock);
  534. len = av7110_pes_play(av7110->debi_virt, &av7110->avout, 2048);
  535. spin_unlock(&av7110->avout.lock);
  536. }
  537. if (len <= 0) {
  538. iwdebi(av7110, DEBINOSWAP, IRQ_STATE_EXT, 0, 2);
  539. iwdebi(av7110, DEBINOSWAP, TX_LEN, 0, 2);
  540. iwdebi(av7110, DEBINOSWAP, TX_BUFF, 0, 2);
  541. break;
  542. }
  543. dprintk(8, "GPIO0 PES_PLAY len=%04x\n", len);
  544. iwdebi(av7110, DEBINOSWAP, TX_LEN, len, 2);
  545. iwdebi(av7110, DEBINOSWAP, IRQ_STATE_EXT, len, 2);
  546. dprintk(8, "DMA: MPEG_PLAY\n");
  547. start_debi_dma(av7110, DEBI_WRITE, DPRAM_BASE + txbuf, len);
  548. spin_unlock(&av7110->debilock);
  549. return;
  550. case DATA_BMP_LOAD:
  551. len = av7110->debilen;
  552. dprintk(8, "gpio DATA_BMP_LOAD len %d\n", len);
  553. if (!len) {
  554. av7110->bmp_state = BMP_LOADED;
  555. iwdebi(av7110, DEBINOSWAP, IRQ_STATE_EXT, 0, 2);
  556. iwdebi(av7110, DEBINOSWAP, TX_LEN, 0, 2);
  557. iwdebi(av7110, DEBINOSWAP, TX_BUFF, 0, 2);
  558. wake_up(&av7110->bmpq);
  559. dprintk(8, "gpio DATA_BMP_LOAD done\n");
  560. break;
  561. }
  562. if (len > av7110->bmplen)
  563. len = av7110->bmplen;
  564. if (len > 2 * 1024)
  565. len = 2 * 1024;
  566. iwdebi(av7110, DEBINOSWAP, TX_LEN, len, 2);
  567. iwdebi(av7110, DEBINOSWAP, IRQ_STATE_EXT, len, 2);
  568. memcpy(av7110->debi_virt, av7110->bmpbuf+av7110->bmpp, len);
  569. av7110->bmpp += len;
  570. av7110->bmplen -= len;
  571. dprintk(8, "gpio DATA_BMP_LOAD DMA len %d\n", len);
  572. start_debi_dma(av7110, DEBI_WRITE, DPRAM_BASE+txbuf, len);
  573. spin_unlock(&av7110->debilock);
  574. return;
  575. case DATA_CI_GET:
  576. case DATA_COMMON_INTERFACE:
  577. case DATA_FSECTION:
  578. case DATA_IPMPE:
  579. case DATA_PIPING:
  580. if (!len || len > 4 * 1024) {
  581. iwdebi(av7110, DEBINOSWAP, RX_BUFF, 0, 2);
  582. break;
  583. }
  584. /* fall through */
  585. case DATA_TS_RECORD:
  586. case DATA_PES_RECORD:
  587. dprintk(8, "DMA: TS_REC etc.\n");
  588. start_debi_dma(av7110, DEBI_READ, DPRAM_BASE+rxbuf, len);
  589. spin_unlock(&av7110->debilock);
  590. return;
  591. case DATA_DEBUG_MESSAGE:
  592. if (!len || len > 0xff) {
  593. iwdebi(av7110, DEBINOSWAP, RX_BUFF, 0, 2);
  594. break;
  595. }
  596. start_debi_dma(av7110, DEBI_READ, Reserved, len);
  597. spin_unlock(&av7110->debilock);
  598. return;
  599. case DATA_IRCOMMAND:
  600. IR_handle(av7110,
  601. swahw32(irdebi(av7110, DEBINOSWAP, Reserved, 0, 4)));
  602. iwdebi(av7110, DEBINOSWAP, RX_BUFF, 0, 2);
  603. break;
  604. default:
  605. printk("dvb-ttpci: gpioirq unknown type=%d len=%d\n",
  606. av7110->debitype, av7110->debilen);
  607. break;
  608. }
  609. av7110->debitype = -1;
  610. ARM_ClearMailBox(av7110);
  611. spin_unlock(&av7110->debilock);
  612. }
  613. #ifdef CONFIG_DVB_AV7110_OSD
  614. static int dvb_osd_ioctl(struct inode *inode, struct file *file,
  615. unsigned int cmd, void *parg)
  616. {
  617. struct dvb_device *dvbdev = (struct dvb_device *) file->private_data;
  618. struct av7110 *av7110 = (struct av7110 *) dvbdev->priv;
  619. dprintk(4, "%p\n", av7110);
  620. if (cmd == OSD_SEND_CMD)
  621. return av7110_osd_cmd(av7110, (osd_cmd_t *) parg);
  622. if (cmd == OSD_GET_CAPABILITY)
  623. return av7110_osd_capability(av7110, (osd_cap_t *) parg);
  624. return -EINVAL;
  625. }
  626. static struct file_operations dvb_osd_fops = {
  627. .owner = THIS_MODULE,
  628. .ioctl = dvb_generic_ioctl,
  629. .open = dvb_generic_open,
  630. .release = dvb_generic_release,
  631. };
  632. static struct dvb_device dvbdev_osd = {
  633. .priv = NULL,
  634. .users = 1,
  635. .writers = 1,
  636. .fops = &dvb_osd_fops,
  637. .kernel_ioctl = dvb_osd_ioctl,
  638. };
  639. #endif /* CONFIG_DVB_AV7110_OSD */
  640. static inline int SetPIDs(struct av7110 *av7110, u16 vpid, u16 apid, u16 ttpid,
  641. u16 subpid, u16 pcrpid)
  642. {
  643. dprintk(4, "%p\n", av7110);
  644. if (vpid == 0x1fff || apid == 0x1fff ||
  645. ttpid == 0x1fff || subpid == 0x1fff || pcrpid == 0x1fff) {
  646. vpid = apid = ttpid = subpid = pcrpid = 0;
  647. av7110->pids[DMX_PES_VIDEO] = 0;
  648. av7110->pids[DMX_PES_AUDIO] = 0;
  649. av7110->pids[DMX_PES_TELETEXT] = 0;
  650. av7110->pids[DMX_PES_PCR] = 0;
  651. }
  652. return av7110_fw_cmd(av7110, COMTYPE_PIDFILTER, MultiPID, 5,
  653. pcrpid, vpid, apid, ttpid, subpid);
  654. }
  655. void ChangePIDs(struct av7110 *av7110, u16 vpid, u16 apid, u16 ttpid,
  656. u16 subpid, u16 pcrpid)
  657. {
  658. dprintk(4, "%p\n", av7110);
  659. if (down_interruptible(&av7110->pid_mutex))
  660. return;
  661. if (!(vpid & 0x8000))
  662. av7110->pids[DMX_PES_VIDEO] = vpid;
  663. if (!(apid & 0x8000))
  664. av7110->pids[DMX_PES_AUDIO] = apid;
  665. if (!(ttpid & 0x8000))
  666. av7110->pids[DMX_PES_TELETEXT] = ttpid;
  667. if (!(pcrpid & 0x8000))
  668. av7110->pids[DMX_PES_PCR] = pcrpid;
  669. av7110->pids[DMX_PES_SUBTITLE] = 0;
  670. if (av7110->fe_synced) {
  671. pcrpid = av7110->pids[DMX_PES_PCR];
  672. SetPIDs(av7110, vpid, apid, ttpid, subpid, pcrpid);
  673. }
  674. up(&av7110->pid_mutex);
  675. }
  676. /******************************************************************************
  677. * hardware filter functions
  678. ******************************************************************************/
  679. static int StartHWFilter(struct dvb_demux_filter *dvbdmxfilter)
  680. {
  681. struct dvb_demux_feed *dvbdmxfeed = dvbdmxfilter->feed;
  682. struct av7110 *av7110 = (struct av7110 *) dvbdmxfeed->demux->priv;
  683. u16 buf[20];
  684. int ret, i;
  685. u16 handle;
  686. // u16 mode = 0x0320;
  687. u16 mode = 0xb96a;
  688. dprintk(4, "%p\n", av7110);
  689. if (dvbdmxfilter->type == DMX_TYPE_SEC) {
  690. if (hw_sections) {
  691. buf[4] = (dvbdmxfilter->filter.filter_value[0] << 8) |
  692. dvbdmxfilter->maskandmode[0];
  693. for (i = 3; i < 18; i++)
  694. buf[i + 4 - 2] =
  695. (dvbdmxfilter->filter.filter_value[i] << 8) |
  696. dvbdmxfilter->maskandmode[i];
  697. mode = 4;
  698. }
  699. } else if ((dvbdmxfeed->ts_type & TS_PACKET) &&
  700. !(dvbdmxfeed->ts_type & TS_PAYLOAD_ONLY)) {
  701. av7110_p2t_init(&av7110->p2t_filter[dvbdmxfilter->index], dvbdmxfeed);
  702. }
  703. buf[0] = (COMTYPE_PID_FILTER << 8) + AddPIDFilter;
  704. buf[1] = 16;
  705. buf[2] = dvbdmxfeed->pid;
  706. buf[3] = mode;
  707. ret = av7110_fw_request(av7110, buf, 20, &handle, 1);
  708. if (ret != 0 || handle >= 32) {
  709. printk("dvb-ttpci: %s error buf %04x %04x %04x %04x "
  710. "ret %x handle %04x\n",
  711. __FUNCTION__, buf[0], buf[1], buf[2], buf[3],
  712. ret, handle);
  713. dvbdmxfilter->hw_handle = 0xffff;
  714. return -1;
  715. }
  716. av7110->handle2filter[handle] = dvbdmxfilter;
  717. dvbdmxfilter->hw_handle = handle;
  718. return ret;
  719. }
  720. static int StopHWFilter(struct dvb_demux_filter *dvbdmxfilter)
  721. {
  722. struct av7110 *av7110 = (struct av7110 *) dvbdmxfilter->feed->demux->priv;
  723. u16 buf[3];
  724. u16 answ[2];
  725. int ret;
  726. u16 handle;
  727. dprintk(4, "%p\n", av7110);
  728. handle = dvbdmxfilter->hw_handle;
  729. if (handle >= 32) {
  730. printk("%s tried to stop invalid filter %04x, filter type = %x\n",
  731. __FUNCTION__, handle, dvbdmxfilter->type);
  732. return 0;
  733. }
  734. av7110->handle2filter[handle] = NULL;
  735. buf[0] = (COMTYPE_PID_FILTER << 8) + DelPIDFilter;
  736. buf[1] = 1;
  737. buf[2] = handle;
  738. ret = av7110_fw_request(av7110, buf, 3, answ, 2);
  739. if (ret != 0 || answ[1] != handle) {
  740. printk("dvb-ttpci: %s error cmd %04x %04x %04x ret %x "
  741. "resp %04x %04x pid %d\n",
  742. __FUNCTION__, buf[0], buf[1], buf[2], ret,
  743. answ[0], answ[1], dvbdmxfilter->feed->pid);
  744. ret = -1;
  745. }
  746. return ret;
  747. }
  748. static void dvb_feed_start_pid(struct dvb_demux_feed *dvbdmxfeed)
  749. {
  750. struct dvb_demux *dvbdmx = dvbdmxfeed->demux;
  751. struct av7110 *av7110 = (struct av7110 *) dvbdmx->priv;
  752. u16 *pid = dvbdmx->pids, npids[5];
  753. int i;
  754. dprintk(4, "%p\n", av7110);
  755. npids[0] = npids[1] = npids[2] = npids[3] = npids[4] = 0xffff;
  756. i = dvbdmxfeed->pes_type;
  757. npids[i] = (pid[i]&0x8000) ? 0 : pid[i];
  758. if ((i == 2) && npids[i] && (dvbdmxfeed->ts_type & TS_PACKET)) {
  759. npids[i] = 0;
  760. ChangePIDs(av7110, npids[1], npids[0], npids[2], npids[3], npids[4]);
  761. StartHWFilter(dvbdmxfeed->filter);
  762. return;
  763. }
  764. if (dvbdmxfeed->pes_type <= 2 || dvbdmxfeed->pes_type == 4)
  765. ChangePIDs(av7110, npids[1], npids[0], npids[2], npids[3], npids[4]);
  766. if (dvbdmxfeed->pes_type < 2 && npids[0])
  767. if (av7110->fe_synced)
  768. av7110_fw_cmd(av7110, COMTYPE_PIDFILTER, Scan, 0);
  769. if ((dvbdmxfeed->ts_type & TS_PACKET)) {
  770. if (dvbdmxfeed->pes_type == 0 && !(dvbdmx->pids[0] & 0x8000))
  771. av7110_av_start_record(av7110, RP_AUDIO, dvbdmxfeed);
  772. if (dvbdmxfeed->pes_type == 1 && !(dvbdmx->pids[1] & 0x8000))
  773. av7110_av_start_record(av7110, RP_VIDEO, dvbdmxfeed);
  774. }
  775. }
  776. static void dvb_feed_stop_pid(struct dvb_demux_feed *dvbdmxfeed)
  777. {
  778. struct dvb_demux *dvbdmx = dvbdmxfeed->demux;
  779. struct av7110 *av7110 = (struct av7110 *) dvbdmx->priv;
  780. u16 *pid = dvbdmx->pids, npids[5];
  781. int i;
  782. dprintk(4, "%p\n", av7110);
  783. if (dvbdmxfeed->pes_type <= 1) {
  784. av7110_av_stop(av7110, dvbdmxfeed->pes_type ? RP_VIDEO : RP_AUDIO);
  785. if (!av7110->rec_mode)
  786. dvbdmx->recording = 0;
  787. if (!av7110->playing)
  788. dvbdmx->playing = 0;
  789. }
  790. npids[0] = npids[1] = npids[2] = npids[3] = npids[4] = 0xffff;
  791. i = dvbdmxfeed->pes_type;
  792. switch (i) {
  793. case 2: //teletext
  794. if (dvbdmxfeed->ts_type & TS_PACKET)
  795. StopHWFilter(dvbdmxfeed->filter);
  796. npids[2] = 0;
  797. break;
  798. case 0:
  799. case 1:
  800. case 4:
  801. if (!pids_off)
  802. return;
  803. npids[i] = (pid[i]&0x8000) ? 0 : pid[i];
  804. break;
  805. }
  806. ChangePIDs(av7110, npids[1], npids[0], npids[2], npids[3], npids[4]);
  807. }
  808. static int av7110_start_feed(struct dvb_demux_feed *feed)
  809. {
  810. struct dvb_demux *demux = feed->demux;
  811. struct av7110 *av7110 = demux->priv;
  812. dprintk(4, "%p\n", av7110);
  813. if (!demux->dmx.frontend)
  814. return -EINVAL;
  815. if (feed->pid > 0x1fff)
  816. return -EINVAL;
  817. if (feed->type == DMX_TYPE_TS) {
  818. if ((feed->ts_type & TS_DECODER) &&
  819. (feed->pes_type < DMX_TS_PES_OTHER)) {
  820. switch (demux->dmx.frontend->source) {
  821. case DMX_MEMORY_FE:
  822. if (feed->ts_type & TS_DECODER)
  823. if (feed->pes_type < 2 &&
  824. !(demux->pids[0] & 0x8000) &&
  825. !(demux->pids[1] & 0x8000)) {
  826. dvb_ringbuffer_flush_spinlock_wakeup(&av7110->avout);
  827. dvb_ringbuffer_flush_spinlock_wakeup(&av7110->aout);
  828. av7110_av_start_play(av7110,RP_AV);
  829. demux->playing = 1;
  830. }
  831. break;
  832. default:
  833. dvb_feed_start_pid(feed);
  834. break;
  835. }
  836. } else if ((feed->ts_type & TS_PACKET) &&
  837. (demux->dmx.frontend->source != DMX_MEMORY_FE)) {
  838. StartHWFilter(feed->filter);
  839. }
  840. }
  841. if (feed->type == DMX_TYPE_SEC) {
  842. int i;
  843. for (i = 0; i < demux->filternum; i++) {
  844. if (demux->filter[i].state != DMX_STATE_READY)
  845. continue;
  846. if (demux->filter[i].type != DMX_TYPE_SEC)
  847. continue;
  848. if (demux->filter[i].filter.parent != &feed->feed.sec)
  849. continue;
  850. demux->filter[i].state = DMX_STATE_GO;
  851. if (demux->dmx.frontend->source != DMX_MEMORY_FE)
  852. StartHWFilter(&demux->filter[i]);
  853. }
  854. }
  855. return 0;
  856. }
  857. static int av7110_stop_feed(struct dvb_demux_feed *feed)
  858. {
  859. struct dvb_demux *demux = feed->demux;
  860. struct av7110 *av7110 = demux->priv;
  861. dprintk(4, "%p\n", av7110);
  862. if (feed->type == DMX_TYPE_TS) {
  863. if (feed->ts_type & TS_DECODER) {
  864. if (feed->pes_type >= DMX_TS_PES_OTHER ||
  865. !demux->pesfilter[feed->pes_type])
  866. return -EINVAL;
  867. demux->pids[feed->pes_type] |= 0x8000;
  868. demux->pesfilter[feed->pes_type] = NULL;
  869. }
  870. if (feed->ts_type & TS_DECODER &&
  871. feed->pes_type < DMX_TS_PES_OTHER) {
  872. dvb_feed_stop_pid(feed);
  873. } else
  874. if ((feed->ts_type & TS_PACKET) &&
  875. (demux->dmx.frontend->source != DMX_MEMORY_FE))
  876. StopHWFilter(feed->filter);
  877. }
  878. if (feed->type == DMX_TYPE_SEC) {
  879. int i;
  880. for (i = 0; i<demux->filternum; i++)
  881. if (demux->filter[i].state == DMX_STATE_GO &&
  882. demux->filter[i].filter.parent == &feed->feed.sec) {
  883. demux->filter[i].state = DMX_STATE_READY;
  884. if (demux->dmx.frontend->source != DMX_MEMORY_FE)
  885. StopHWFilter(&demux->filter[i]);
  886. }
  887. }
  888. return 0;
  889. }
  890. static void restart_feeds(struct av7110 *av7110)
  891. {
  892. struct dvb_demux *dvbdmx = &av7110->demux;
  893. struct dvb_demux_feed *feed;
  894. int mode;
  895. int i;
  896. dprintk(4, "%p\n", av7110);
  897. mode = av7110->playing;
  898. av7110->playing = 0;
  899. av7110->rec_mode = 0;
  900. for (i = 0; i < dvbdmx->filternum; i++) {
  901. feed = &dvbdmx->feed[i];
  902. if (feed->state == DMX_STATE_GO)
  903. av7110_start_feed(feed);
  904. }
  905. if (mode)
  906. av7110_av_start_play(av7110, mode);
  907. }
  908. static int dvb_get_stc(struct dmx_demux *demux, unsigned int num,
  909. uint64_t *stc, unsigned int *base)
  910. {
  911. int ret;
  912. u16 fwstc[4];
  913. u16 tag = ((COMTYPE_REQUEST << 8) + ReqSTC);
  914. struct dvb_demux *dvbdemux;
  915. struct av7110 *av7110;
  916. /* pointer casting paranoia... */
  917. if (!demux)
  918. BUG();
  919. dvbdemux = (struct dvb_demux *) demux->priv;
  920. if (!dvbdemux)
  921. BUG();
  922. av7110 = (struct av7110 *) dvbdemux->priv;
  923. dprintk(4, "%p\n", av7110);
  924. if (num != 0)
  925. return -EINVAL;
  926. ret = av7110_fw_request(av7110, &tag, 0, fwstc, 4);
  927. if (ret) {
  928. printk(KERN_ERR "%s: av7110_fw_request error\n", __FUNCTION__);
  929. return -EIO;
  930. }
  931. dprintk(2, "fwstc = %04hx %04hx %04hx %04hx\n",
  932. fwstc[0], fwstc[1], fwstc[2], fwstc[3]);
  933. *stc = (((uint64_t) ((fwstc[3] & 0x8000) >> 15)) << 32) |
  934. (((uint64_t) fwstc[1]) << 16) | ((uint64_t) fwstc[0]);
  935. *base = 1;
  936. dprintk(4, "stc = %lu\n", (unsigned long)*stc);
  937. return 0;
  938. }
  939. /******************************************************************************
  940. * SEC device file operations
  941. ******************************************************************************/
  942. static int av7110_set_tone(struct dvb_frontend* fe, fe_sec_tone_mode_t tone)
  943. {
  944. struct av7110* av7110 = (struct av7110*) fe->dvb->priv;
  945. switch (tone) {
  946. case SEC_TONE_ON:
  947. Set22K(av7110, 1);
  948. break;
  949. case SEC_TONE_OFF:
  950. Set22K(av7110, 0);
  951. break;
  952. default:
  953. return -EINVAL;
  954. }
  955. return 0;
  956. }
  957. static int av7110_diseqc_send_master_cmd(struct dvb_frontend* fe,
  958. struct dvb_diseqc_master_cmd* cmd)
  959. {
  960. struct av7110* av7110 = fe->dvb->priv;
  961. av7110_diseqc_send(av7110, cmd->msg_len, cmd->msg, -1);
  962. return 0;
  963. }
  964. static int av7110_diseqc_send_burst(struct dvb_frontend* fe,
  965. fe_sec_mini_cmd_t minicmd)
  966. {
  967. struct av7110* av7110 = fe->dvb->priv;
  968. av7110_diseqc_send(av7110, 0, NULL, minicmd);
  969. return 0;
  970. }
  971. /* simplified code from budget-core.c */
  972. static int stop_ts_capture(struct av7110 *budget)
  973. {
  974. dprintk(2, "budget: %p\n", budget);
  975. if (--budget->feeding1)
  976. return budget->feeding1;
  977. saa7146_write(budget->dev, MC1, MASK_20); /* DMA3 off */
  978. SAA7146_IER_DISABLE(budget->dev, MASK_10);
  979. SAA7146_ISR_CLEAR(budget->dev, MASK_10);
  980. return 0;
  981. }
  982. static int start_ts_capture(struct av7110 *budget)
  983. {
  984. dprintk(2, "budget: %p\n", budget);
  985. if (budget->feeding1)
  986. return ++budget->feeding1;
  987. memset(budget->grabbing, 0x00, TS_HEIGHT * TS_WIDTH);
  988. budget->tsf = 0xff;
  989. budget->ttbp = 0;
  990. SAA7146_IER_ENABLE(budget->dev, MASK_10); /* VPE */
  991. saa7146_write(budget->dev, MC1, (MASK_04 | MASK_20)); /* DMA3 on */
  992. return ++budget->feeding1;
  993. }
  994. static int budget_start_feed(struct dvb_demux_feed *feed)
  995. {
  996. struct dvb_demux *demux = feed->demux;
  997. struct av7110 *budget = (struct av7110 *) demux->priv;
  998. int status;
  999. dprintk(2, "av7110: %p\n", budget);
  1000. spin_lock(&budget->feedlock1);
  1001. feed->pusi_seen = 0; /* have a clean section start */
  1002. status = start_ts_capture(budget);
  1003. spin_unlock(&budget->feedlock1);
  1004. return status;
  1005. }
  1006. static int budget_stop_feed(struct dvb_demux_feed *feed)
  1007. {
  1008. struct dvb_demux *demux = feed->demux;
  1009. struct av7110 *budget = (struct av7110 *) demux->priv;
  1010. int status;
  1011. dprintk(2, "budget: %p\n", budget);
  1012. spin_lock(&budget->feedlock1);
  1013. status = stop_ts_capture(budget);
  1014. spin_unlock(&budget->feedlock1);
  1015. return status;
  1016. }
  1017. static void vpeirq(unsigned long data)
  1018. {
  1019. struct av7110 *budget = (struct av7110 *) data;
  1020. u8 *mem = (u8 *) (budget->grabbing);
  1021. u32 olddma = budget->ttbp;
  1022. u32 newdma = saa7146_read(budget->dev, PCI_VDP3);
  1023. if (!budgetpatch) {
  1024. printk("av7110.c: vpeirq() called while budgetpatch disabled!"
  1025. " check saa7146 IER register\n");
  1026. BUG();
  1027. }
  1028. /* nearest lower position divisible by 188 */
  1029. newdma -= newdma % 188;
  1030. if (newdma >= TS_BUFLEN)
  1031. return;
  1032. budget->ttbp = newdma;
  1033. if (!budget->feeding1 || (newdma == olddma))
  1034. return;
  1035. #if 0
  1036. /* track rps1 activity */
  1037. printk("vpeirq: %02x Event Counter 1 0x%04x\n",
  1038. mem[olddma],
  1039. saa7146_read(budget->dev, EC1R) & 0x3fff);
  1040. #endif
  1041. if (newdma > olddma)
  1042. /* no wraparound, dump olddma..newdma */
  1043. dvb_dmx_swfilter_packets(&budget->demux1, mem + olddma, (newdma - olddma) / 188);
  1044. else {
  1045. /* wraparound, dump olddma..buflen and 0..newdma */
  1046. dvb_dmx_swfilter_packets(&budget->demux1, mem + olddma, (TS_BUFLEN - olddma) / 188);
  1047. dvb_dmx_swfilter_packets(&budget->demux1, mem, newdma / 188);
  1048. }
  1049. }
  1050. static int av7110_register(struct av7110 *av7110)
  1051. {
  1052. int ret, i;
  1053. struct dvb_demux *dvbdemux = &av7110->demux;
  1054. struct dvb_demux *dvbdemux1 = &av7110->demux1;
  1055. dprintk(4, "%p\n", av7110);
  1056. if (av7110->registered)
  1057. return -1;
  1058. av7110->registered = 1;
  1059. dvbdemux->priv = (void *) av7110;
  1060. for (i = 0; i < 32; i++)
  1061. av7110->handle2filter[i] = NULL;
  1062. dvbdemux->filternum = 32;
  1063. dvbdemux->feednum = 32;
  1064. dvbdemux->start_feed = av7110_start_feed;
  1065. dvbdemux->stop_feed = av7110_stop_feed;
  1066. dvbdemux->write_to_decoder = av7110_write_to_decoder;
  1067. dvbdemux->dmx.capabilities = (DMX_TS_FILTERING | DMX_SECTION_FILTERING |
  1068. DMX_MEMORY_BASED_FILTERING);
  1069. dvb_dmx_init(&av7110->demux);
  1070. av7110->demux.dmx.get_stc = dvb_get_stc;
  1071. av7110->dmxdev.filternum = 32;
  1072. av7110->dmxdev.demux = &dvbdemux->dmx;
  1073. av7110->dmxdev.capabilities = 0;
  1074. dvb_dmxdev_init(&av7110->dmxdev, &av7110->dvb_adapter);
  1075. av7110->hw_frontend.source = DMX_FRONTEND_0;
  1076. ret = dvbdemux->dmx.add_frontend(&dvbdemux->dmx, &av7110->hw_frontend);
  1077. if (ret < 0)
  1078. return ret;
  1079. av7110->mem_frontend.source = DMX_MEMORY_FE;
  1080. ret = dvbdemux->dmx.add_frontend(&dvbdemux->dmx, &av7110->mem_frontend);
  1081. if (ret < 0)
  1082. return ret;
  1083. ret = dvbdemux->dmx.connect_frontend(&dvbdemux->dmx,
  1084. &av7110->hw_frontend);
  1085. if (ret < 0)
  1086. return ret;
  1087. av7110_av_register(av7110);
  1088. av7110_ca_register(av7110);
  1089. #ifdef CONFIG_DVB_AV7110_OSD
  1090. dvb_register_device(&av7110->dvb_adapter, &av7110->osd_dev,
  1091. &dvbdev_osd, av7110, DVB_DEVICE_OSD);
  1092. #endif
  1093. dvb_net_init(&av7110->dvb_adapter, &av7110->dvb_net, &dvbdemux->dmx);
  1094. if (budgetpatch) {
  1095. /* initialize software demux1 without its own frontend
  1096. * demux1 hardware is connected to frontend0 of demux0
  1097. */
  1098. dvbdemux1->priv = (void *) av7110;
  1099. dvbdemux1->filternum = 256;
  1100. dvbdemux1->feednum = 256;
  1101. dvbdemux1->start_feed = budget_start_feed;
  1102. dvbdemux1->stop_feed = budget_stop_feed;
  1103. dvbdemux1->write_to_decoder = NULL;
  1104. dvbdemux1->dmx.capabilities = (DMX_TS_FILTERING | DMX_SECTION_FILTERING |
  1105. DMX_MEMORY_BASED_FILTERING);
  1106. dvb_dmx_init(&av7110->demux1);
  1107. av7110->dmxdev1.filternum = 256;
  1108. av7110->dmxdev1.demux = &dvbdemux1->dmx;
  1109. av7110->dmxdev1.capabilities = 0;
  1110. dvb_dmxdev_init(&av7110->dmxdev1, &av7110->dvb_adapter);
  1111. dvb_net_init(&av7110->dvb_adapter, &av7110->dvb_net1, &dvbdemux1->dmx);
  1112. printk("dvb-ttpci: additional demux1 for budget-patch registered\n");
  1113. }
  1114. return 0;
  1115. }
  1116. static void dvb_unregister(struct av7110 *av7110)
  1117. {
  1118. struct dvb_demux *dvbdemux = &av7110->demux;
  1119. struct dvb_demux *dvbdemux1 = &av7110->demux1;
  1120. dprintk(4, "%p\n", av7110);
  1121. if (!av7110->registered)
  1122. return;
  1123. if (budgetpatch) {
  1124. dvb_net_release(&av7110->dvb_net1);
  1125. dvbdemux->dmx.close(&dvbdemux1->dmx);
  1126. dvb_dmxdev_release(&av7110->dmxdev1);
  1127. dvb_dmx_release(&av7110->demux1);
  1128. }
  1129. dvb_net_release(&av7110->dvb_net);
  1130. dvbdemux->dmx.close(&dvbdemux->dmx);
  1131. dvbdemux->dmx.remove_frontend(&dvbdemux->dmx, &av7110->hw_frontend);
  1132. dvbdemux->dmx.remove_frontend(&dvbdemux->dmx, &av7110->mem_frontend);
  1133. dvb_dmxdev_release(&av7110->dmxdev);
  1134. dvb_dmx_release(&av7110->demux);
  1135. if (av7110->fe != NULL)
  1136. dvb_unregister_frontend(av7110->fe);
  1137. dvb_unregister_device(av7110->osd_dev);
  1138. av7110_av_unregister(av7110);
  1139. av7110_ca_unregister(av7110);
  1140. }
  1141. /****************************************************************************
  1142. * I2C client commands
  1143. ****************************************************************************/
  1144. int i2c_writereg(struct av7110 *av7110, u8 id, u8 reg, u8 val)
  1145. {
  1146. u8 msg[2] = { reg, val };
  1147. struct i2c_msg msgs;
  1148. msgs.flags = 0;
  1149. msgs.addr = id / 2;
  1150. msgs.len = 2;
  1151. msgs.buf = msg;
  1152. return i2c_transfer(&av7110->i2c_adap, &msgs, 1);
  1153. }
  1154. #if 0
  1155. u8 i2c_readreg(struct av7110 *av7110, u8 id, u8 reg)
  1156. {
  1157. u8 mm1[] = {0x00};
  1158. u8 mm2[] = {0x00};
  1159. struct i2c_msg msgs[2];
  1160. msgs[0].flags = 0;
  1161. msgs[1].flags = I2C_M_RD;
  1162. msgs[0].addr = msgs[1].addr = id / 2;
  1163. mm1[0] = reg;
  1164. msgs[0].len = 1; msgs[1].len = 1;
  1165. msgs[0].buf = mm1; msgs[1].buf = mm2;
  1166. i2c_transfer(&av7110->i2c_adap, msgs, 2);
  1167. return mm2[0];
  1168. }
  1169. #endif
  1170. /****************************************************************************
  1171. * INITIALIZATION
  1172. ****************************************************************************/
  1173. static int check_firmware(struct av7110* av7110)
  1174. {
  1175. u32 crc = 0, len = 0;
  1176. unsigned char *ptr;
  1177. /* check for firmware magic */
  1178. ptr = av7110->bin_fw;
  1179. if (ptr[0] != 'A' || ptr[1] != 'V' ||
  1180. ptr[2] != 'F' || ptr[3] != 'W') {
  1181. printk("dvb-ttpci: this is not an av7110 firmware\n");
  1182. return -EINVAL;
  1183. }
  1184. ptr += 4;
  1185. /* check dpram file */
  1186. crc = ntohl(*(u32*) ptr);
  1187. ptr += 4;
  1188. len = ntohl(*(u32*) ptr);
  1189. ptr += 4;
  1190. if (len >= 512) {
  1191. printk("dvb-ttpci: dpram file is way to big.\n");
  1192. return -EINVAL;
  1193. }
  1194. if (crc != crc32_le(0, ptr, len)) {
  1195. printk("dvb-ttpci: crc32 of dpram file does not match.\n");
  1196. return -EINVAL;
  1197. }
  1198. av7110->bin_dpram = ptr;
  1199. av7110->size_dpram = len;
  1200. ptr += len;
  1201. /* check root file */
  1202. crc = ntohl(*(u32*) ptr);
  1203. ptr += 4;
  1204. len = ntohl(*(u32*) ptr);
  1205. ptr += 4;
  1206. if (len <= 200000 || len >= 300000 ||
  1207. len > ((av7110->bin_fw + av7110->size_fw) - ptr)) {
  1208. printk("dvb-ttpci: root file has strange size (%d). aborting.\n", len);
  1209. return -EINVAL;
  1210. }
  1211. if( crc != crc32_le(0, ptr, len)) {
  1212. printk("dvb-ttpci: crc32 of root file does not match.\n");
  1213. return -EINVAL;
  1214. }
  1215. av7110->bin_root = ptr;
  1216. av7110->size_root = len;
  1217. return 0;
  1218. }
  1219. #ifdef CONFIG_DVB_AV7110_FIRMWARE_FILE
  1220. #include "av7110_firm.h"
  1221. static void put_firmware(struct av7110* av7110)
  1222. {
  1223. av7110->bin_fw = NULL;
  1224. }
  1225. static inline int get_firmware(struct av7110* av7110)
  1226. {
  1227. av7110->bin_fw = dvb_ttpci_fw;
  1228. av7110->size_fw = sizeof(dvb_ttpci_fw);
  1229. return check_firmware(av7110);
  1230. }
  1231. #else
  1232. static void put_firmware(struct av7110* av7110)
  1233. {
  1234. vfree(av7110->bin_fw);
  1235. }
  1236. static int get_firmware(struct av7110* av7110)
  1237. {
  1238. int ret;
  1239. const struct firmware *fw;
  1240. /* request the av7110 firmware, this will block until someone uploads it */
  1241. ret = request_firmware(&fw, "dvb-ttpci-01.fw", &av7110->dev->pci->dev);
  1242. if (ret) {
  1243. if (ret == -ENOENT) {
  1244. printk(KERN_ERR "dvb-ttpci: could not load firmware,"
  1245. " file not found: dvb-ttpci-01.fw\n");
  1246. printk(KERN_ERR "dvb-ttpci: usually this should be in"
  1247. " /usr/lib/hotplug/firmware\n");
  1248. printk(KERN_ERR "dvb-ttpci: and can be downloaded here"
  1249. " http://www.linuxtv.org/download/dvb/firmware/\n");
  1250. } else
  1251. printk(KERN_ERR "dvb-ttpci: cannot request firmware"
  1252. " (error %i)\n", ret);
  1253. return -EINVAL;
  1254. }
  1255. if (fw->size <= 200000) {
  1256. printk("dvb-ttpci: this firmware is way too small.\n");
  1257. release_firmware(fw);
  1258. return -EINVAL;
  1259. }
  1260. /* check if the firmware is available */
  1261. av7110->bin_fw = (unsigned char *) vmalloc(fw->size);
  1262. if (NULL == av7110->bin_fw) {
  1263. dprintk(1, "out of memory\n");
  1264. release_firmware(fw);
  1265. return -ENOMEM;
  1266. }
  1267. memcpy(av7110->bin_fw, fw->data, fw->size);
  1268. av7110->size_fw = fw->size;
  1269. if ((ret = check_firmware(av7110)))
  1270. vfree(av7110->bin_fw);
  1271. release_firmware(fw);
  1272. return ret;
  1273. }
  1274. #endif
  1275. static int alps_bsrv2_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params)
  1276. {
  1277. struct av7110* av7110 = (struct av7110*) fe->dvb->priv;
  1278. u8 pwr = 0;
  1279. u8 buf[4];
  1280. struct i2c_msg msg = { .addr = 0x61, .flags = 0, .buf = buf, .len = sizeof(buf) };
  1281. u32 div = (params->frequency + 479500) / 125;
  1282. if (params->frequency > 2000000) pwr = 3;
  1283. else if (params->frequency > 1800000) pwr = 2;
  1284. else if (params->frequency > 1600000) pwr = 1;
  1285. else if (params->frequency > 1200000) pwr = 0;
  1286. else if (params->frequency >= 1100000) pwr = 1;
  1287. else pwr = 2;
  1288. buf[0] = (div >> 8) & 0x7f;
  1289. buf[1] = div & 0xff;
  1290. buf[2] = ((div & 0x18000) >> 10) | 0x95;
  1291. buf[3] = (pwr << 6) | 0x30;
  1292. // NOTE: since we're using a prescaler of 2, we set the
  1293. // divisor frequency to 62.5kHz and divide by 125 above
  1294. if (i2c_transfer (&av7110->i2c_adap, &msg, 1) != 1)
  1295. return -EIO;
  1296. return 0;
  1297. }
  1298. static struct ves1x93_config alps_bsrv2_config = {
  1299. .demod_address = 0x08,
  1300. .xin = 90100000UL,
  1301. .invert_pwm = 0,
  1302. .pll_set = alps_bsrv2_pll_set,
  1303. };
  1304. static u8 alps_bsru6_inittab[] = {
  1305. 0x01, 0x15,
  1306. 0x02, 0x30,
  1307. 0x03, 0x00,
  1308. 0x04, 0x7d, /* F22FR = 0x7d, F22 = f_VCO / 128 / 0x7d = 22 kHz */
  1309. 0x05, 0x35, /* I2CT = 0, SCLT = 1, SDAT = 1 */
  1310. 0x06, 0x40, /* DAC not used, set to high impendance mode */
  1311. 0x07, 0x00, /* DAC LSB */
  1312. 0x08, 0x40, /* DiSEqC off, LNB power on OP2/LOCK pin on */
  1313. 0x09, 0x00, /* FIFO */
  1314. 0x0c, 0x51, /* OP1 ctl = Normal, OP1 val = 1 (LNB Power ON) */
  1315. 0x0d, 0x82, /* DC offset compensation = ON, beta_agc1 = 2 */
  1316. 0x0e, 0x23, /* alpha_tmg = 2, beta_tmg = 3 */
  1317. 0x10, 0x3f, // AGC2 0x3d
  1318. 0x11, 0x84,
  1319. 0x12, 0xb5, // Lock detect: -64 Carrier freq detect:on
  1320. 0x15, 0xc9, // lock detector threshold
  1321. 0x16, 0x00,
  1322. 0x17, 0x00,
  1323. 0x18, 0x00,
  1324. 0x19, 0x00,
  1325. 0x1a, 0x00,
  1326. 0x1f, 0x50,
  1327. 0x20, 0x00,
  1328. 0x21, 0x00,
  1329. 0x22, 0x00,
  1330. 0x23, 0x00,
  1331. 0x28, 0x00, // out imp: normal out type: parallel FEC mode:0
  1332. 0x29, 0x1e, // 1/2 threshold
  1333. 0x2a, 0x14, // 2/3 threshold
  1334. 0x2b, 0x0f, // 3/4 threshold
  1335. 0x2c, 0x09, // 5/6 threshold
  1336. 0x2d, 0x05, // 7/8 threshold
  1337. 0x2e, 0x01,
  1338. 0x31, 0x1f, // test all FECs
  1339. 0x32, 0x19, // viterbi and synchro search
  1340. 0x33, 0xfc, // rs control
  1341. 0x34, 0x93, // error control
  1342. 0x0f, 0x52,
  1343. 0xff, 0xff
  1344. };
  1345. static int alps_bsru6_set_symbol_rate(struct dvb_frontend* fe, u32 srate, u32 ratio)
  1346. {
  1347. u8 aclk = 0;
  1348. u8 bclk = 0;
  1349. if (srate < 1500000) { aclk = 0xb7; bclk = 0x47; }
  1350. else if (srate < 3000000) { aclk = 0xb7; bclk = 0x4b; }
  1351. else if (srate < 7000000) { aclk = 0xb7; bclk = 0x4f; }
  1352. else if (srate < 14000000) { aclk = 0xb7; bclk = 0x53; }
  1353. else if (srate < 30000000) { aclk = 0xb6; bclk = 0x53; }
  1354. else if (srate < 45000000) { aclk = 0xb4; bclk = 0x51; }
  1355. stv0299_writereg(fe, 0x13, aclk);
  1356. stv0299_writereg(fe, 0x14, bclk);
  1357. stv0299_writereg(fe, 0x1f, (ratio >> 16) & 0xff);
  1358. stv0299_writereg(fe, 0x20, (ratio >> 8) & 0xff);
  1359. stv0299_writereg(fe, 0x21, (ratio ) & 0xf0);
  1360. return 0;
  1361. }
  1362. static int alps_bsru6_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params)
  1363. {
  1364. struct av7110* av7110 = (struct av7110*) fe->dvb->priv;
  1365. int ret;
  1366. u8 data[4];
  1367. u32 div;
  1368. struct i2c_msg msg = { .addr = 0x61, .flags = 0, .buf = data, .len = sizeof(data) };
  1369. if ((params->frequency < 950000) || (params->frequency > 2150000))
  1370. return -EINVAL;
  1371. div = (params->frequency + (125 - 1)) / 125; // round correctly
  1372. data[0] = (div >> 8) & 0x7f;
  1373. data[1] = div & 0xff;
  1374. data[2] = 0x80 | ((div & 0x18000) >> 10) | 4;
  1375. data[3] = 0xC4;
  1376. if (params->frequency > 1530000) data[3] = 0xc0;
  1377. ret = i2c_transfer(&av7110->i2c_adap, &msg, 1);
  1378. if (ret != 1)
  1379. return -EIO;
  1380. return 0;
  1381. }
  1382. static struct stv0299_config alps_bsru6_config = {
  1383. .demod_address = 0x68,
  1384. .inittab = alps_bsru6_inittab,
  1385. .mclk = 88000000UL,
  1386. .invert = 1,
  1387. .enhanced_tuning = 0,
  1388. .skip_reinit = 0,
  1389. .lock_output = STV0229_LOCKOUTPUT_1,
  1390. .volt13_op0_op1 = STV0299_VOLT13_OP1,
  1391. .min_delay_ms = 100,
  1392. .set_symbol_rate = alps_bsru6_set_symbol_rate,
  1393. .pll_set = alps_bsru6_pll_set,
  1394. };
  1395. static u8 alps_bsbe1_inittab[] = {
  1396. 0x01, 0x15,
  1397. 0x02, 0x30,
  1398. 0x03, 0x00,
  1399. 0x04, 0x7d, /* F22FR = 0x7d, F22 = f_VCO / 128 / 0x7d = 22 kHz */
  1400. 0x05, 0x35, /* I2CT = 0, SCLT = 1, SDAT = 1 */
  1401. 0x06, 0x40, /* DAC not used, set to high impendance mode */
  1402. 0x07, 0x00, /* DAC LSB */
  1403. 0x08, 0x40, /* DiSEqC off, LNB power on OP2/LOCK pin on */
  1404. 0x09, 0x00, /* FIFO */
  1405. 0x0c, 0x51, /* OP1 ctl = Normal, OP1 val = 1 (LNB Power ON) */
  1406. 0x0d, 0x82, /* DC offset compensation = ON, beta_agc1 = 2 */
  1407. 0x0e, 0x23, /* alpha_tmg = 2, beta_tmg = 3 */
  1408. 0x10, 0x3f, // AGC2 0x3d
  1409. 0x11, 0x84,
  1410. 0x12, 0xb5, // Lock detect: -64 Carrier freq detect:on
  1411. 0x15, 0xc9, // lock detector threshold
  1412. 0x16, 0x00,
  1413. 0x17, 0x00,
  1414. 0x18, 0x00,
  1415. 0x19, 0x00,
  1416. 0x1a, 0x00,
  1417. 0x1f, 0x50,
  1418. 0x20, 0x00,
  1419. 0x21, 0x00,
  1420. 0x22, 0x00,
  1421. 0x23, 0x00,
  1422. 0x28, 0x00, // out imp: normal out type: parallel FEC mode:0
  1423. 0x29, 0x1e, // 1/2 threshold
  1424. 0x2a, 0x14, // 2/3 threshold
  1425. 0x2b, 0x0f, // 3/4 threshold
  1426. 0x2c, 0x09, // 5/6 threshold
  1427. 0x2d, 0x05, // 7/8 threshold
  1428. 0x2e, 0x01,
  1429. 0x31, 0x1f, // test all FECs
  1430. 0x32, 0x19, // viterbi and synchro search
  1431. 0x33, 0xfc, // rs control
  1432. 0x34, 0x93, // error control
  1433. 0x0f, 0x92,
  1434. 0xff, 0xff
  1435. };
  1436. static int alps_bsbe1_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params)
  1437. {
  1438. struct av7110* av7110 = (struct av7110*) fe->dvb->priv;
  1439. int ret;
  1440. u8 data[4];
  1441. u32 div;
  1442. struct i2c_msg msg = { .addr = 0x61, .flags = 0, .buf = data, .len = sizeof(data) };
  1443. if ((params->frequency < 950000) || (params->frequency > 2150000))
  1444. return -EINVAL;
  1445. div = (params->frequency + (125 - 1)) / 125; // round correctly
  1446. data[0] = (div >> 8) & 0x7f;
  1447. data[1] = div & 0xff;
  1448. data[2] = 0x80 | ((div & 0x18000) >> 10) | 4;
  1449. data[3] = (params->frequency > 1530000) ? 0xE0 : 0xE4;
  1450. ret = i2c_transfer(&av7110->i2c_adap, &msg, 1);
  1451. return (ret != 1) ? -EIO : 0;
  1452. }
  1453. static struct stv0299_config alps_bsbe1_config = {
  1454. .demod_address = 0x68,
  1455. .inittab = alps_bsbe1_inittab,
  1456. .mclk = 88000000UL,
  1457. .invert = 1,
  1458. .enhanced_tuning = 0,
  1459. .skip_reinit = 0,
  1460. .min_delay_ms = 100,
  1461. .set_symbol_rate = alps_bsru6_set_symbol_rate,
  1462. .pll_set = alps_bsbe1_pll_set,
  1463. };
  1464. static int lnbp21_set_voltage(struct dvb_frontend* fe, fe_sec_voltage_t voltage)
  1465. {
  1466. struct av7110* av7110 = (struct av7110*) fe->dvb->priv;
  1467. int ret;
  1468. u8 data[1];
  1469. struct i2c_msg msg = { .addr = 0x08, .flags = 0, .buf = data, .len = sizeof(data) };
  1470. switch(voltage) {
  1471. case SEC_VOLTAGE_OFF:
  1472. data[0] = 0x00;
  1473. break;
  1474. case SEC_VOLTAGE_13:
  1475. data[0] = 0x44;
  1476. break;
  1477. case SEC_VOLTAGE_18:
  1478. data[0] = 0x4c;
  1479. break;
  1480. default:
  1481. return -EINVAL;
  1482. };
  1483. ret = i2c_transfer(&av7110->i2c_adap, &msg, 1);
  1484. return (ret != 1) ? -EIO : 0;
  1485. }
  1486. static int alps_tdbe2_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params)
  1487. {
  1488. struct av7110* av7110 = fe->dvb->priv;
  1489. u32 div;
  1490. u8 data[4];
  1491. struct i2c_msg msg = { .addr = 0x62, .flags = 0, .buf = data, .len = sizeof(data) };
  1492. div = (params->frequency + 35937500 + 31250) / 62500;
  1493. data[0] = (div >> 8) & 0x7f;
  1494. data[1] = div & 0xff;
  1495. data[2] = 0x85 | ((div >> 10) & 0x60);
  1496. data[3] = (params->frequency < 174000000 ? 0x88 : params->frequency < 470000000 ? 0x84 : 0x81);
  1497. if (i2c_transfer(&av7110->i2c_adap, &msg, 1) != 1)
  1498. return -EIO;
  1499. return 0;
  1500. }
  1501. static struct ves1820_config alps_tdbe2_config = {
  1502. .demod_address = 0x09,
  1503. .xin = 57840000UL,
  1504. .invert = 1,
  1505. .selagc = VES1820_SELAGC_SIGNAMPERR,
  1506. .pll_set = alps_tdbe2_pll_set,
  1507. };
  1508. static int grundig_29504_451_pll_set(struct dvb_frontend* fe,
  1509. struct dvb_frontend_parameters* params)
  1510. {
  1511. struct av7110* av7110 = fe->dvb->priv;
  1512. u32 div;
  1513. u8 data[4];
  1514. struct i2c_msg msg = { .addr = 0x61, .flags = 0, .buf = data, .len = sizeof(data) };
  1515. div = params->frequency / 125;
  1516. data[0] = (div >> 8) & 0x7f;
  1517. data[1] = div & 0xff;
  1518. data[2] = 0x8e;
  1519. data[3] = 0x00;
  1520. if (i2c_transfer(&av7110->i2c_adap, &msg, 1) != 1)
  1521. return -EIO;
  1522. return 0;
  1523. }
  1524. static struct tda8083_config grundig_29504_451_config = {
  1525. .demod_address = 0x68,
  1526. .pll_set = grundig_29504_451_pll_set,
  1527. };
  1528. static int philips_cd1516_pll_set(struct dvb_frontend* fe,
  1529. struct dvb_frontend_parameters* params)
  1530. {
  1531. struct av7110* av7110 = fe->dvb->priv;
  1532. u32 div;
  1533. u32 f = params->frequency;
  1534. u8 data[4];
  1535. struct i2c_msg msg = { .addr = 0x61, .flags = 0, .buf = data, .len = sizeof(data) };
  1536. div = (f + 36125000 + 31250) / 62500;
  1537. data[0] = (div >> 8) & 0x7f;
  1538. data[1] = div & 0xff;
  1539. data[2] = 0x8e;
  1540. data[3] = (f < 174000000 ? 0xa1 : f < 470000000 ? 0x92 : 0x34);
  1541. if (i2c_transfer(&av7110->i2c_adap, &msg, 1) != 1)
  1542. return -EIO;
  1543. return 0;
  1544. }
  1545. static struct ves1820_config philips_cd1516_config = {
  1546. .demod_address = 0x09,
  1547. .xin = 57840000UL,
  1548. .invert = 1,
  1549. .selagc = VES1820_SELAGC_SIGNAMPERR,
  1550. .pll_set = philips_cd1516_pll_set,
  1551. };
  1552. static int alps_tdlb7_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params)
  1553. {
  1554. struct av7110* av7110 = fe->dvb->priv;
  1555. u32 div, pwr;
  1556. u8 data[4];
  1557. struct i2c_msg msg = { .addr = 0x60, .flags = 0, .buf = data, .len = sizeof(data) };
  1558. div = (params->frequency + 36200000) / 166666;
  1559. if (params->frequency <= 782000000)
  1560. pwr = 1;
  1561. else
  1562. pwr = 2;
  1563. data[0] = (div >> 8) & 0x7f;
  1564. data[1] = div & 0xff;
  1565. data[2] = 0x85;
  1566. data[3] = pwr << 6;
  1567. if (i2c_transfer(&av7110->i2c_adap, &msg, 1) != 1)
  1568. return -EIO;
  1569. return 0;
  1570. }
  1571. static int alps_tdlb7_request_firmware(struct dvb_frontend* fe, const struct firmware **fw, char* name)
  1572. {
  1573. struct av7110* av7110 = (struct av7110*) fe->dvb->priv;
  1574. return request_firmware(fw, name, &av7110->dev->pci->dev);
  1575. }
  1576. static struct sp8870_config alps_tdlb7_config = {
  1577. .demod_address = 0x71,
  1578. .pll_set = alps_tdlb7_pll_set,
  1579. .request_firmware = alps_tdlb7_request_firmware,
  1580. };
  1581. static int nexusca_stv0297_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params)
  1582. {
  1583. struct av7110* av7110 = fe->dvb->priv;
  1584. u32 div;
  1585. u8 data[4];
  1586. struct i2c_msg msg = { .addr = 0x63, .flags = 0, .buf = data, .len = sizeof(data) };
  1587. struct i2c_msg readmsg = { .addr = 0x63, .flags = I2C_M_RD, .buf = data, .len = 1 };
  1588. int i;
  1589. div = (params->frequency + 36150000 + 31250) / 62500;
  1590. data[0] = (div >> 8) & 0x7f;
  1591. data[1] = div & 0xff;
  1592. data[2] = 0xce;
  1593. if (params->frequency < 45000000)
  1594. return -EINVAL;
  1595. else if (params->frequency < 137000000)
  1596. data[3] = 0x01;
  1597. else if (params->frequency < 403000000)
  1598. data[3] = 0x02;
  1599. else if (params->frequency < 860000000)
  1600. data[3] = 0x04;
  1601. else
  1602. return -EINVAL;
  1603. stv0297_enable_plli2c(fe);
  1604. if (i2c_transfer(&av7110->i2c_adap, &msg, 1) != 1) {
  1605. printk("nexusca: pll transfer failed!\n");
  1606. return -EIO;
  1607. }
  1608. // wait for PLL lock
  1609. for(i = 0; i < 20; i++) {
  1610. stv0297_enable_plli2c(fe);
  1611. if (i2c_transfer(&av7110->i2c_adap, &readmsg, 1) == 1)
  1612. if (data[0] & 0x40) break;
  1613. msleep(10);
  1614. }
  1615. return 0;
  1616. }
  1617. static struct stv0297_config nexusca_stv0297_config = {
  1618. .demod_address = 0x1C,
  1619. .invert = 1,
  1620. .pll_set = nexusca_stv0297_pll_set,
  1621. };
  1622. static int grundig_29504_401_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params)
  1623. {
  1624. struct av7110* av7110 = (struct av7110*) fe->dvb->priv;
  1625. u32 div;
  1626. u8 cfg, cpump, band_select;
  1627. u8 data[4];
  1628. struct i2c_msg msg = { .addr = 0x61, .flags = 0, .buf = data, .len = sizeof(data) };
  1629. div = (36125000 + params->frequency) / 166666;
  1630. cfg = 0x88;
  1631. if (params->frequency < 175000000) cpump = 2;
  1632. else if (params->frequency < 390000000) cpump = 1;
  1633. else if (params->frequency < 470000000) cpump = 2;
  1634. else if (params->frequency < 750000000) cpump = 1;
  1635. else cpump = 3;
  1636. if (params->frequency < 175000000) band_select = 0x0e;
  1637. else if (params->frequency < 470000000) band_select = 0x05;
  1638. else band_select = 0x03;
  1639. data[0] = (div >> 8) & 0x7f;
  1640. data[1] = div & 0xff;
  1641. data[2] = ((div >> 10) & 0x60) | cfg;
  1642. data[3] = (cpump << 6) | band_select;
  1643. if (i2c_transfer (&av7110->i2c_adap, &msg, 1) != 1) return -EIO;
  1644. return 0;
  1645. }
  1646. static struct l64781_config grundig_29504_401_config = {
  1647. .demod_address = 0x55,
  1648. .pll_set = grundig_29504_401_pll_set,
  1649. };
  1650. static void av7110_fe_lock_fix(struct av7110* av7110, fe_status_t status)
  1651. {
  1652. int synced = (status & FE_HAS_LOCK) ? 1 : 0;
  1653. av7110->fe_status = status;
  1654. if (av7110->fe_synced == synced)
  1655. return;
  1656. av7110->fe_synced = synced;
  1657. if (av7110->playing)
  1658. return;
  1659. if (down_interruptible(&av7110->pid_mutex))
  1660. return;
  1661. if (av7110->fe_synced) {
  1662. SetPIDs(av7110, av7110->pids[DMX_PES_VIDEO],
  1663. av7110->pids[DMX_PES_AUDIO],
  1664. av7110->pids[DMX_PES_TELETEXT], 0,
  1665. av7110->pids[DMX_PES_PCR]);
  1666. av7110_fw_cmd(av7110, COMTYPE_PIDFILTER, Scan, 0);
  1667. } else {
  1668. SetPIDs(av7110, 0, 0, 0, 0, 0);
  1669. av7110_fw_cmd(av7110, COMTYPE_PID_FILTER, FlushTSQueue, 0);
  1670. av7110_wait_msgstate(av7110, GPMQBusy);
  1671. }
  1672. up(&av7110->pid_mutex);
  1673. }
  1674. static int av7110_fe_set_frontend(struct dvb_frontend* fe, struct dvb_frontend_parameters* params)
  1675. {
  1676. struct av7110* av7110 = fe->dvb->priv;
  1677. av7110_fe_lock_fix(av7110, 0);
  1678. return av7110->fe_set_frontend(fe, params);
  1679. }
  1680. static int av7110_fe_init(struct dvb_frontend* fe)
  1681. {
  1682. struct av7110* av7110 = fe->dvb->priv;
  1683. av7110_fe_lock_fix(av7110, 0);
  1684. return av7110->fe_init(fe);
  1685. }
  1686. static int av7110_fe_read_status(struct dvb_frontend* fe, fe_status_t* status)
  1687. {
  1688. struct av7110* av7110 = fe->dvb->priv;
  1689. int ret;
  1690. /* call the real implementation */
  1691. ret = av7110->fe_read_status(fe, status);
  1692. if (ret)
  1693. return ret;
  1694. if (((*status ^ av7110->fe_status) & FE_HAS_LOCK) && (*status & FE_HAS_LOCK)) {
  1695. av7110_fe_lock_fix(av7110, *status);
  1696. }
  1697. return 0;
  1698. }
  1699. static int av7110_fe_diseqc_reset_overload(struct dvb_frontend* fe)
  1700. {
  1701. struct av7110* av7110 = fe->dvb->priv;
  1702. av7110_fe_lock_fix(av7110, 0);
  1703. return av7110->fe_diseqc_reset_overload(fe);
  1704. }
  1705. static int av7110_fe_diseqc_send_master_cmd(struct dvb_frontend* fe,
  1706. struct dvb_diseqc_master_cmd* cmd)
  1707. {
  1708. struct av7110* av7110 = fe->dvb->priv;
  1709. av7110_fe_lock_fix(av7110, 0);
  1710. return av7110->fe_diseqc_send_master_cmd(fe, cmd);
  1711. }
  1712. static int av7110_fe_diseqc_send_burst(struct dvb_frontend* fe, fe_sec_mini_cmd_t minicmd)
  1713. {
  1714. struct av7110* av7110 = fe->dvb->priv;
  1715. av7110_fe_lock_fix(av7110, 0);
  1716. return av7110->fe_diseqc_send_burst(fe, minicmd);
  1717. }
  1718. static int av7110_fe_set_tone(struct dvb_frontend* fe, fe_sec_tone_mode_t tone)
  1719. {
  1720. struct av7110* av7110 = fe->dvb->priv;
  1721. av7110_fe_lock_fix(av7110, 0);
  1722. return av7110->fe_set_tone(fe, tone);
  1723. }
  1724. static int av7110_fe_set_voltage(struct dvb_frontend* fe, fe_sec_voltage_t voltage)
  1725. {
  1726. struct av7110* av7110 = fe->dvb->priv;
  1727. av7110_fe_lock_fix(av7110, 0);
  1728. return av7110->fe_set_voltage(fe, voltage);
  1729. }
  1730. static int av7110_fe_dishnetwork_send_legacy_command(struct dvb_frontend* fe, unsigned int cmd)
  1731. {
  1732. struct av7110* av7110 = fe->dvb->priv;
  1733. av7110_fe_lock_fix(av7110, 0);
  1734. return av7110->fe_dishnetwork_send_legacy_command(fe, cmd);
  1735. }
  1736. static u8 read_pwm(struct av7110* av7110)
  1737. {
  1738. u8 b = 0xff;
  1739. u8 pwm;
  1740. struct i2c_msg msg[] = { { .addr = 0x50,.flags = 0,.buf = &b,.len = 1 },
  1741. { .addr = 0x50,.flags = I2C_M_RD,.buf = &pwm,.len = 1} };
  1742. if ((i2c_transfer(&av7110->i2c_adap, msg, 2) != 2) || (pwm == 0xff))
  1743. pwm = 0x48;
  1744. return pwm;
  1745. }
  1746. static int frontend_init(struct av7110 *av7110)
  1747. {
  1748. int ret;
  1749. if (av7110->dev->pci->subsystem_vendor == 0x110a) {
  1750. switch(av7110->dev->pci->subsystem_device) {
  1751. case 0x0000: // Fujitsu/Siemens DVB-Cable (ves1820/Philips CD1516(??))
  1752. av7110->fe = ves1820_attach(&philips_cd1516_config,
  1753. &av7110->i2c_adap, read_pwm(av7110));
  1754. break;
  1755. }
  1756. } else if (av7110->dev->pci->subsystem_vendor == 0x13c2) {
  1757. switch(av7110->dev->pci->subsystem_device) {
  1758. case 0x0000: // Hauppauge/TT WinTV DVB-S rev1.X
  1759. case 0x0003: // Hauppauge/TT WinTV Nexus-S Rev 2.X
  1760. case 0x1002: // Hauppauge/TT WinTV DVB-S rev1.3SE
  1761. // try the ALPS BSRV2 first of all
  1762. av7110->fe = ves1x93_attach(&alps_bsrv2_config, &av7110->i2c_adap);
  1763. if (av7110->fe) {
  1764. av7110->fe->ops->diseqc_send_master_cmd = av7110_diseqc_send_master_cmd;
  1765. av7110->fe->ops->diseqc_send_burst = av7110_diseqc_send_burst;
  1766. av7110->fe->ops->set_tone = av7110_set_tone;
  1767. break;
  1768. }
  1769. // try the ALPS BSRU6 now
  1770. av7110->fe = stv0299_attach(&alps_bsru6_config, &av7110->i2c_adap);
  1771. if (av7110->fe) {
  1772. av7110->fe->ops->diseqc_send_master_cmd = av7110_diseqc_send_master_cmd;
  1773. av7110->fe->ops->diseqc_send_burst = av7110_diseqc_send_burst;
  1774. av7110->fe->ops->set_tone = av7110_set_tone;
  1775. break;
  1776. }
  1777. // Try the grundig 29504-451
  1778. av7110->fe = tda8083_attach(&grundig_29504_451_config, &av7110->i2c_adap);
  1779. if (av7110->fe) {
  1780. av7110->fe->ops->diseqc_send_master_cmd = av7110_diseqc_send_master_cmd;
  1781. av7110->fe->ops->diseqc_send_burst = av7110_diseqc_send_burst;
  1782. av7110->fe->ops->set_tone = av7110_set_tone;
  1783. break;
  1784. }
  1785. /* Try DVB-C cards */
  1786. switch(av7110->dev->pci->subsystem_device) {
  1787. case 0x0000:
  1788. /* Siemens DVB-C (full-length card) VES1820/Philips CD1516 */
  1789. av7110->fe = ves1820_attach(&philips_cd1516_config, &av7110->i2c_adap,
  1790. read_pwm(av7110));
  1791. break;
  1792. case 0x0003:
  1793. /* Haupauge DVB-C 2.1 VES1820/ALPS TDBE2 */
  1794. av7110->fe = ves1820_attach(&alps_tdbe2_config, &av7110->i2c_adap,
  1795. read_pwm(av7110));
  1796. break;
  1797. }
  1798. break;
  1799. case 0x0001: // Hauppauge/TT Nexus-T premium rev1.X
  1800. // ALPS TDLB7
  1801. av7110->fe = sp8870_attach(&alps_tdlb7_config, &av7110->i2c_adap);
  1802. break;
  1803. case 0x0002: // Hauppauge/TT DVB-C premium rev2.X
  1804. av7110->fe = ves1820_attach(&alps_tdbe2_config, &av7110->i2c_adap, read_pwm(av7110));
  1805. break;
  1806. case 0x0006: /* Fujitsu-Siemens DVB-S rev 1.6 */
  1807. /* Grundig 29504-451 */
  1808. av7110->fe = tda8083_attach(&grundig_29504_451_config, &av7110->i2c_adap);
  1809. if (av7110->fe) {
  1810. av7110->fe->ops->diseqc_send_master_cmd = av7110_diseqc_send_master_cmd;
  1811. av7110->fe->ops->diseqc_send_burst = av7110_diseqc_send_burst;
  1812. av7110->fe->ops->set_tone = av7110_set_tone;
  1813. }
  1814. break;
  1815. case 0x0008: // Hauppauge/TT DVB-T
  1816. av7110->fe = l64781_attach(&grundig_29504_401_config, &av7110->i2c_adap);
  1817. break;
  1818. case 0x000A: // Hauppauge/TT Nexus-CA rev1.X
  1819. av7110->fe = stv0297_attach(&nexusca_stv0297_config, &av7110->i2c_adap, 0x7b);
  1820. if (av7110->fe) {
  1821. /* set TDA9819 into DVB mode */
  1822. saa7146_setgpio(av7110->dev, 1, SAA7146_GPIO_OUTLO); // TDA9198 pin9(STD)
  1823. saa7146_setgpio(av7110->dev, 3, SAA7146_GPIO_OUTLO); // TDA9198 pin30(VIF)
  1824. /* tuner on this needs a slower i2c bus speed */
  1825. av7110->dev->i2c_bitrate = SAA7146_I2C_BUS_BIT_RATE_240;
  1826. break;
  1827. }
  1828. break;
  1829. case 0x000E: /* Hauppauge/TT Nexus-S rev 2.3 */
  1830. /* ALPS BSBE1 */
  1831. av7110->fe = stv0299_attach(&alps_bsbe1_config, &av7110->i2c_adap);
  1832. if (av7110->fe)
  1833. av7110->fe->ops->set_voltage = lnbp21_set_voltage;
  1834. break;
  1835. }
  1836. }
  1837. if (!av7110->fe) {
  1838. /* FIXME: propagate the failure code from the lower layers */
  1839. ret = -ENOMEM;
  1840. printk("dvb-ttpci: A frontend driver was not found for device %04x/%04x subsystem %04x/%04x\n",
  1841. av7110->dev->pci->vendor,
  1842. av7110->dev->pci->device,
  1843. av7110->dev->pci->subsystem_vendor,
  1844. av7110->dev->pci->subsystem_device);
  1845. } else {
  1846. FE_FUNC_OVERRIDE(av7110->fe->ops->init, av7110->fe_init, av7110_fe_init);
  1847. FE_FUNC_OVERRIDE(av7110->fe->ops->read_status, av7110->fe_read_status, av7110_fe_read_status);
  1848. FE_FUNC_OVERRIDE(av7110->fe->ops->diseqc_reset_overload, av7110->fe_diseqc_reset_overload, av7110_fe_diseqc_reset_overload);
  1849. FE_FUNC_OVERRIDE(av7110->fe->ops->diseqc_send_master_cmd, av7110->fe_diseqc_send_master_cmd, av7110_fe_diseqc_send_master_cmd);
  1850. FE_FUNC_OVERRIDE(av7110->fe->ops->diseqc_send_burst, av7110->fe_diseqc_send_burst, av7110_fe_diseqc_send_burst);
  1851. FE_FUNC_OVERRIDE(av7110->fe->ops->set_tone, av7110->fe_set_tone, av7110_fe_set_tone);
  1852. FE_FUNC_OVERRIDE(av7110->fe->ops->set_voltage, av7110->fe_set_voltage, av7110_fe_set_voltage;)
  1853. FE_FUNC_OVERRIDE(av7110->fe->ops->dishnetwork_send_legacy_command, av7110->fe_dishnetwork_send_legacy_command, av7110_fe_dishnetwork_send_legacy_command);
  1854. FE_FUNC_OVERRIDE(av7110->fe->ops->set_frontend, av7110->fe_set_frontend, av7110_fe_set_frontend);
  1855. ret = dvb_register_frontend(&av7110->dvb_adapter, av7110->fe);
  1856. if (ret < 0) {
  1857. printk("av7110: Frontend registration failed!\n");
  1858. if (av7110->fe->ops->release)
  1859. av7110->fe->ops->release(av7110->fe);
  1860. av7110->fe = NULL;
  1861. }
  1862. }
  1863. return ret;
  1864. }
  1865. /* Budgetpatch note:
  1866. * Original hardware design by Roberto Deza:
  1867. * There is a DVB_Wiki at
  1868. * http://212.227.36.83/linuxtv/wiki/index.php/Main_Page
  1869. * where is described this 'DVB TT Budget Patch', on Card Modding:
  1870. * http://212.227.36.83/linuxtv/wiki/index.php/DVB_TT_Budget_Patch
  1871. * On the short description there is also a link to a external file,
  1872. * with more details:
  1873. * http://perso.wanadoo.es/jesussolano/Ttf_tsc1.zip
  1874. *
  1875. * New software triggering design by Emard that works on
  1876. * original Roberto Deza's hardware:
  1877. *
  1878. * rps1 code for budgetpatch will copy internal HS event to GPIO3 pin.
  1879. * GPIO3 is in budget-patch hardware connectd to port B VSYNC
  1880. * HS is an internal event of 7146, accessible with RPS
  1881. * and temporarily raised high every n lines
  1882. * (n in defined in the RPS_THRESH1 counter threshold)
  1883. * I think HS is raised high on the beginning of the n-th line
  1884. * and remains high until this n-th line that triggered
  1885. * it is completely received. When the receiption of n-th line
  1886. * ends, HS is lowered.
  1887. *
  1888. * To transmit data over DMA, 7146 needs changing state at
  1889. * port B VSYNC pin. Any changing of port B VSYNC will
  1890. * cause some DMA data transfer, with more or less packets loss.
  1891. * It depends on the phase and frequency of VSYNC and
  1892. * the way of 7146 is instructed to trigger on port B (defined
  1893. * in DD1_INIT register, 3rd nibble from the right valid
  1894. * numbers are 0-7, see datasheet)
  1895. *
  1896. * The correct triggering can minimize packet loss,
  1897. * dvbtraffic should give this stable bandwidths:
  1898. * 22k transponder = 33814 kbit/s
  1899. * 27.5k transponder = 38045 kbit/s
  1900. * by experiment it is found that the best results
  1901. * (stable bandwidths and almost no packet loss)
  1902. * are obtained using DD1_INIT triggering number 2
  1903. * (Va at rising edge of VS Fa = HS x VS-failing forced toggle)
  1904. * and a VSYNC phase that occurs in the middle of DMA transfer
  1905. * (about byte 188*512=96256 in the DMA window).
  1906. *
  1907. * Phase of HS is still not clear to me how to control,
  1908. * It just happens to be so. It can be seen if one enables
  1909. * RPS_IRQ and print Event Counter 1 in vpeirq(). Every
  1910. * time RPS_INTERRUPT is called, the Event Counter 1 will
  1911. * increment. That's how the 7146 is programmed to do event
  1912. * counting in this budget-patch.c
  1913. * I *think* HPS setting has something to do with the phase
  1914. * of HS but I cant be 100% sure in that.
  1915. *
  1916. * hardware debug note: a working budget card (including budget patch)
  1917. * with vpeirq() interrupt setup in mode "0x90" (every 64K) will
  1918. * generate 3 interrupts per 25-Hz DMA frame of 2*188*512 bytes
  1919. * and that means 3*25=75 Hz of interrupt freqency, as seen by
  1920. * watch cat /proc/interrupts
  1921. *
  1922. * If this frequency is 3x lower (and data received in the DMA
  1923. * buffer don't start with 0x47, but in the middle of packets,
  1924. * whose lengths appear to be like 188 292 188 104 etc.
  1925. * this means VSYNC line is not connected in the hardware.
  1926. * (check soldering pcb and pins)
  1927. * The same behaviour of missing VSYNC can be duplicated on budget
  1928. * cards, by seting DD1_INIT trigger mode 7 in 3rd nibble.
  1929. */
  1930. static int av7110_attach(struct saa7146_dev* dev, struct saa7146_pci_extension_data *pci_ext)
  1931. {
  1932. const int length = TS_WIDTH * TS_HEIGHT;
  1933. struct pci_dev *pdev = dev->pci;
  1934. struct av7110 *av7110;
  1935. int ret, count = 0;
  1936. dprintk(4, "dev: %p\n", dev);
  1937. /* Set RPS_IRQ to 1 to track rps1 activity.
  1938. * Enabling this won't send any interrupt to PC CPU.
  1939. */
  1940. #define RPS_IRQ 0
  1941. if (budgetpatch == 1) {
  1942. budgetpatch = 0;
  1943. /* autodetect the presence of budget patch
  1944. * this only works if saa7146 has been recently
  1945. * reset with with MASK_31 to MC1
  1946. *
  1947. * will wait for VBI_B event (vertical blank at port B)
  1948. * and will reset GPIO3 after VBI_B is detected.
  1949. * (GPIO3 should be raised high by CPU to
  1950. * test if GPIO3 will generate vertical blank signal
  1951. * in budget patch GPIO3 is connected to VSYNC_B
  1952. */
  1953. /* RESET SAA7146 */
  1954. saa7146_write(dev, MC1, MASK_31);
  1955. /* autodetection success seems to be time-dependend after reset */
  1956. /* Fix VSYNC level */
  1957. saa7146_setgpio(dev, 3, SAA7146_GPIO_OUTLO);
  1958. /* set vsync_b triggering */
  1959. saa7146_write(dev, DD1_STREAM_B, 0);
  1960. /* port B VSYNC at rising edge */
  1961. saa7146_write(dev, DD1_INIT, 0x00000200);
  1962. saa7146_write(dev, BRS_CTRL, 0x00000000); // VBI
  1963. saa7146_write(dev, MC2,
  1964. 1 * (MASK_08 | MASK_24) | // BRS control
  1965. 0 * (MASK_09 | MASK_25) | // a
  1966. 1 * (MASK_10 | MASK_26) | // b
  1967. 0 * (MASK_06 | MASK_22) | // HPS_CTRL1
  1968. 0 * (MASK_05 | MASK_21) | // HPS_CTRL2
  1969. 0 * (MASK_01 | MASK_15) // DEBI
  1970. );
  1971. /* start writing RPS1 code from beginning */
  1972. count = 0;
  1973. /* Disable RPS1 */
  1974. saa7146_write(dev, MC1, MASK_29);
  1975. /* RPS1 timeout disable */
  1976. saa7146_write(dev, RPS_TOV1, 0);
  1977. WRITE_RPS1(cpu_to_le32(CMD_PAUSE | EVT_VBI_B));
  1978. WRITE_RPS1(cpu_to_le32(CMD_WR_REG_MASK | (GPIO_CTRL>>2)));
  1979. WRITE_RPS1(cpu_to_le32(GPIO3_MSK));
  1980. WRITE_RPS1(cpu_to_le32(SAA7146_GPIO_OUTLO<<24));
  1981. #if RPS_IRQ
  1982. /* issue RPS1 interrupt to increment counter */
  1983. WRITE_RPS1(cpu_to_le32(CMD_INTERRUPT));
  1984. #endif
  1985. WRITE_RPS1(cpu_to_le32(CMD_STOP));
  1986. /* Jump to begin of RPS program as safety measure (p37) */
  1987. WRITE_RPS1(cpu_to_le32(CMD_JUMP));
  1988. WRITE_RPS1(cpu_to_le32(dev->d_rps1.dma_handle));
  1989. #if RPS_IRQ
  1990. /* set event counter 1 source as RPS1 interrupt (0x03) (rE4 p53)
  1991. * use 0x03 to track RPS1 interrupts - increase by 1 every gpio3 is toggled
  1992. * use 0x15 to track VPE interrupts - increase by 1 every vpeirq() is called
  1993. */
  1994. saa7146_write(dev, EC1SSR, (0x03<<2) | 3 );
  1995. /* set event counter 1 treshold to maximum allowed value (rEC p55) */
  1996. saa7146_write(dev, ECT1R, 0x3fff );
  1997. #endif
  1998. /* Set RPS1 Address register to point to RPS code (r108 p42) */
  1999. saa7146_write(dev, RPS_ADDR1, dev->d_rps1.dma_handle);
  2000. /* Enable RPS1, (rFC p33) */
  2001. saa7146_write(dev, MC1, (MASK_13 | MASK_29 ));
  2002. mdelay(10);
  2003. /* now send VSYNC_B to rps1 by rising GPIO3 */
  2004. saa7146_setgpio(dev, 3, SAA7146_GPIO_OUTHI);
  2005. mdelay(10);
  2006. /* if rps1 responded by lowering the GPIO3,
  2007. * then we have budgetpatch hardware
  2008. */
  2009. if ((saa7146_read(dev, GPIO_CTRL) & 0x10000000) == 0) {
  2010. budgetpatch = 1;
  2011. printk("dvb-ttpci: BUDGET-PATCH DETECTED.\n");
  2012. }
  2013. /* Disable RPS1 */
  2014. saa7146_write(dev, MC1, ( MASK_29 ));
  2015. #if RPS_IRQ
  2016. printk("dvb-ttpci: Event Counter 1 0x%04x\n", saa7146_read(dev, EC1R) & 0x3fff );
  2017. #endif
  2018. }
  2019. /* prepare the av7110 device struct */
  2020. av7110 = kmalloc(sizeof(struct av7110), GFP_KERNEL);
  2021. if (!av7110) {
  2022. dprintk(1, "out of memory\n");
  2023. return -ENOMEM;
  2024. }
  2025. memset(av7110, 0, sizeof(struct av7110));
  2026. av7110->card_name = (char*) pci_ext->ext_priv;
  2027. av7110->dev = dev;
  2028. dev->ext_priv = av7110;
  2029. ret = get_firmware(av7110);
  2030. if (ret < 0)
  2031. goto err_kfree_0;
  2032. ret = dvb_register_adapter(&av7110->dvb_adapter, av7110->card_name,
  2033. THIS_MODULE);
  2034. if (ret < 0)
  2035. goto err_put_firmware_1;
  2036. /* the Siemens DVB needs this if you want to have the i2c chips
  2037. get recognized before the main driver is fully loaded */
  2038. saa7146_write(dev, GPIO_CTRL, 0x500000);
  2039. #ifdef I2C_ADAP_CLASS_TV_DIGITAL
  2040. av7110->i2c_adap.class = I2C_ADAP_CLASS_TV_DIGITAL;
  2041. #else
  2042. av7110->i2c_adap.class = I2C_CLASS_TV_DIGITAL;
  2043. #endif
  2044. strlcpy(av7110->i2c_adap.name, pci_ext->ext_priv, sizeof(av7110->i2c_adap.name));
  2045. saa7146_i2c_adapter_prepare(dev, &av7110->i2c_adap, SAA7146_I2C_BUS_BIT_RATE_120); /* 275 kHz */
  2046. ret = i2c_add_adapter(&av7110->i2c_adap);
  2047. if (ret < 0)
  2048. goto err_dvb_unregister_adapter_2;
  2049. ttpci_eeprom_parse_mac(&av7110->i2c_adap,
  2050. av7110->dvb_adapter.proposed_mac);
  2051. ret = -ENOMEM;
  2052. if (budgetpatch) {
  2053. spin_lock_init(&av7110->feedlock1);
  2054. av7110->grabbing = saa7146_vmalloc_build_pgtable(pdev, length,
  2055. &av7110->pt);
  2056. if (!av7110->grabbing)
  2057. goto err_i2c_del_3;
  2058. saa7146_write(dev, PCI_BT_V1, 0x1c1f101f);
  2059. saa7146_write(dev, BCS_CTRL, 0x80400040);
  2060. /* set dd1 stream a & b */
  2061. saa7146_write(dev, DD1_STREAM_B, 0x00000000);
  2062. saa7146_write(dev, DD1_INIT, 0x03000200);
  2063. saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26));
  2064. saa7146_write(dev, BRS_CTRL, 0x60000000);
  2065. saa7146_write(dev, BASE_ODD3, 0);
  2066. saa7146_write(dev, BASE_EVEN3, 0);
  2067. saa7146_write(dev, PROT_ADDR3, TS_WIDTH * TS_HEIGHT);
  2068. saa7146_write(dev, BASE_PAGE3, av7110->pt.dma | ME1 | 0x90);
  2069. saa7146_write(dev, PITCH3, TS_WIDTH);
  2070. saa7146_write(dev, NUM_LINE_BYTE3, (TS_HEIGHT << 16) | TS_WIDTH);
  2071. /* upload all */
  2072. saa7146_write(dev, MC2, 0x077c077c);
  2073. saa7146_write(dev, GPIO_CTRL, 0x000000);
  2074. #if RPS_IRQ
  2075. /* set event counter 1 source as RPS1 interrupt (0x03) (rE4 p53)
  2076. * use 0x03 to track RPS1 interrupts - increase by 1 every gpio3 is toggled
  2077. * use 0x15 to track VPE interrupts - increase by 1 every vpeirq() is called
  2078. */
  2079. saa7146_write(dev, EC1SSR, (0x03<<2) | 3 );
  2080. /* set event counter 1 treshold to maximum allowed value (rEC p55) */
  2081. saa7146_write(dev, ECT1R, 0x3fff );
  2082. #endif
  2083. /* Setup BUDGETPATCH MAIN RPS1 "program" (p35) */
  2084. count = 0;
  2085. /* Wait Source Line Counter Threshold (p36) */
  2086. WRITE_RPS1(cpu_to_le32(CMD_PAUSE | EVT_HS));
  2087. /* Set GPIO3=1 (p42) */
  2088. WRITE_RPS1(cpu_to_le32(CMD_WR_REG_MASK | (GPIO_CTRL>>2)));
  2089. WRITE_RPS1(cpu_to_le32(GPIO3_MSK));
  2090. WRITE_RPS1(cpu_to_le32(SAA7146_GPIO_OUTHI<<24));
  2091. #if RPS_IRQ
  2092. /* issue RPS1 interrupt */
  2093. WRITE_RPS1(cpu_to_le32(CMD_INTERRUPT));
  2094. #endif
  2095. /* Wait reset Source Line Counter Threshold (p36) */
  2096. WRITE_RPS1(cpu_to_le32(CMD_PAUSE | RPS_INV | EVT_HS));
  2097. /* Set GPIO3=0 (p42) */
  2098. WRITE_RPS1(cpu_to_le32(CMD_WR_REG_MASK | (GPIO_CTRL>>2)));
  2099. WRITE_RPS1(cpu_to_le32(GPIO3_MSK));
  2100. WRITE_RPS1(cpu_to_le32(SAA7146_GPIO_OUTLO<<24));
  2101. #if RPS_IRQ
  2102. /* issue RPS1 interrupt */
  2103. WRITE_RPS1(cpu_to_le32(CMD_INTERRUPT));
  2104. #endif
  2105. /* Jump to begin of RPS program (p37) */
  2106. WRITE_RPS1(cpu_to_le32(CMD_JUMP));
  2107. WRITE_RPS1(cpu_to_le32(dev->d_rps1.dma_handle));
  2108. /* Fix VSYNC level */
  2109. saa7146_setgpio(dev, 3, SAA7146_GPIO_OUTLO);
  2110. /* Set RPS1 Address register to point to RPS code (r108 p42) */
  2111. saa7146_write(dev, RPS_ADDR1, dev->d_rps1.dma_handle);
  2112. /* Set Source Line Counter Threshold, using BRS (rCC p43)
  2113. * It generates HS event every TS_HEIGHT lines
  2114. * this is related to TS_WIDTH set in register
  2115. * NUM_LINE_BYTE3. If NUM_LINE_BYTE low 16 bits
  2116. * are set to TS_WIDTH bytes (TS_WIDTH=2*188),
  2117. * then RPS_THRESH1 should be set to trigger
  2118. * every TS_HEIGHT (512) lines.
  2119. */
  2120. saa7146_write(dev, RPS_THRESH1, (TS_HEIGHT*1) | MASK_12 );
  2121. /* Enable RPS1 (rFC p33) */
  2122. saa7146_write(dev, MC1, (MASK_13 | MASK_29));
  2123. /* end of budgetpatch register initialization */
  2124. tasklet_init (&av7110->vpe_tasklet, vpeirq, (unsigned long) av7110);
  2125. } else {
  2126. saa7146_write(dev, PCI_BT_V1, 0x1c00101f);
  2127. saa7146_write(dev, BCS_CTRL, 0x80400040);
  2128. /* set dd1 stream a & b */
  2129. saa7146_write(dev, DD1_STREAM_B, 0x00000000);
  2130. saa7146_write(dev, DD1_INIT, 0x03000000);
  2131. saa7146_write(dev, MC2, (MASK_09 | MASK_25 | MASK_10 | MASK_26));
  2132. /* upload all */
  2133. saa7146_write(dev, MC2, 0x077c077c);
  2134. saa7146_write(dev, GPIO_CTRL, 0x000000);
  2135. }
  2136. tasklet_init (&av7110->debi_tasklet, debiirq, (unsigned long) av7110);
  2137. tasklet_init (&av7110->gpio_tasklet, gpioirq, (unsigned long) av7110);
  2138. sema_init(&av7110->pid_mutex, 1);
  2139. /* locks for data transfers from/to AV7110 */
  2140. spin_lock_init(&av7110->debilock);
  2141. sema_init(&av7110->dcomlock, 1);
  2142. av7110->debitype = -1;
  2143. /* default OSD window */
  2144. av7110->osdwin = 1;
  2145. sema_init(&av7110->osd_sema, 1);
  2146. /* ARM "watchdog" */
  2147. init_waitqueue_head(&av7110->arm_wait);
  2148. av7110->arm_thread = NULL;
  2149. /* allocate and init buffers */
  2150. av7110->debi_virt = pci_alloc_consistent(pdev, 8192, &av7110->debi_bus);
  2151. if (!av7110->debi_virt)
  2152. goto err_saa71466_vfree_4;
  2153. av7110->iobuf = vmalloc(AVOUTLEN+AOUTLEN+BMPLEN+4*IPACKS);
  2154. if (!av7110->iobuf)
  2155. goto err_pci_free_5;
  2156. ret = av7110_av_init(av7110);
  2157. if (ret < 0)
  2158. goto err_iobuf_vfree_6;
  2159. /* init BMP buffer */
  2160. av7110->bmpbuf = av7110->iobuf+AVOUTLEN+AOUTLEN;
  2161. init_waitqueue_head(&av7110->bmpq);
  2162. ret = av7110_ca_init(av7110);
  2163. if (ret < 0)
  2164. goto err_av7110_av_exit_7;
  2165. /* load firmware into AV7110 cards */
  2166. ret = av7110_bootarm(av7110);
  2167. if (ret < 0)
  2168. goto err_av7110_ca_exit_8;
  2169. ret = av7110_firmversion(av7110);
  2170. if (ret < 0)
  2171. goto err_stop_arm_9;
  2172. if (FW_VERSION(av7110->arm_app)<0x2501)
  2173. printk ("dvb-ttpci: Warning, firmware version 0x%04x is too old. "
  2174. "System might be unstable!\n", FW_VERSION(av7110->arm_app));
  2175. ret = kernel_thread(arm_thread, (void *) av7110, 0);
  2176. if (ret < 0)
  2177. goto err_stop_arm_9;
  2178. /* set initial volume in mixer struct */
  2179. av7110->mixer.volume_left = volume;
  2180. av7110->mixer.volume_right = volume;
  2181. init_av7110_av(av7110);
  2182. ret = av7110_register(av7110);
  2183. if (ret < 0)
  2184. goto err_arm_thread_stop_10;
  2185. /* special case DVB-C: these cards have an analog tuner
  2186. plus need some special handling, so we have separate
  2187. saa7146_ext_vv data for these... */
  2188. ret = av7110_init_v4l(av7110);
  2189. if (ret < 0)
  2190. goto err_av7110_unregister_11;
  2191. av7110->dvb_adapter.priv = av7110;
  2192. ret = frontend_init(av7110);
  2193. if (ret < 0)
  2194. goto err_av7110_exit_v4l_12;
  2195. #if defined(CONFIG_INPUT_EVDEV) || defined(CONFIG_INPUT_EVDEV_MODULE)
  2196. av7110_ir_init();
  2197. #endif
  2198. printk(KERN_INFO "dvb-ttpci: found av7110-%d.\n", av7110_num);
  2199. av7110_num++;
  2200. out:
  2201. return ret;
  2202. err_av7110_exit_v4l_12:
  2203. av7110_exit_v4l(av7110);
  2204. err_av7110_unregister_11:
  2205. dvb_unregister(av7110);
  2206. err_arm_thread_stop_10:
  2207. av7110_arm_sync(av7110);
  2208. err_stop_arm_9:
  2209. /* Nothing to do. Rejoice. */
  2210. err_av7110_ca_exit_8:
  2211. av7110_ca_exit(av7110);
  2212. err_av7110_av_exit_7:
  2213. av7110_av_exit(av7110);
  2214. err_iobuf_vfree_6:
  2215. vfree(av7110->iobuf);
  2216. err_pci_free_5:
  2217. pci_free_consistent(pdev, 8192, av7110->debi_virt, av7110->debi_bus);
  2218. err_saa71466_vfree_4:
  2219. if (!av7110->grabbing)
  2220. saa7146_pgtable_free(pdev, &av7110->pt);
  2221. err_i2c_del_3:
  2222. i2c_del_adapter(&av7110->i2c_adap);
  2223. err_dvb_unregister_adapter_2:
  2224. dvb_unregister_adapter(&av7110->dvb_adapter);
  2225. err_put_firmware_1:
  2226. put_firmware(av7110);
  2227. err_kfree_0:
  2228. kfree(av7110);
  2229. goto out;
  2230. }
  2231. static int av7110_detach(struct saa7146_dev* saa)
  2232. {
  2233. struct av7110 *av7110 = saa->ext_priv;
  2234. dprintk(4, "%p\n", av7110);
  2235. if (budgetpatch) {
  2236. /* Disable RPS1 */
  2237. saa7146_write(saa, MC1, MASK_29);
  2238. /* VSYNC LOW (inactive) */
  2239. saa7146_setgpio(saa, 3, SAA7146_GPIO_OUTLO);
  2240. saa7146_write(saa, MC1, MASK_20); /* DMA3 off */
  2241. SAA7146_IER_DISABLE(saa, MASK_10);
  2242. SAA7146_ISR_CLEAR(saa, MASK_10);
  2243. msleep(50);
  2244. tasklet_kill(&av7110->vpe_tasklet);
  2245. saa7146_pgtable_free(saa->pci, &av7110->pt);
  2246. }
  2247. av7110_exit_v4l(av7110);
  2248. av7110_arm_sync(av7110);
  2249. tasklet_kill(&av7110->debi_tasklet);
  2250. tasklet_kill(&av7110->gpio_tasklet);
  2251. dvb_unregister(av7110);
  2252. SAA7146_IER_DISABLE(saa, MASK_19 | MASK_03);
  2253. SAA7146_ISR_CLEAR(saa, MASK_19 | MASK_03);
  2254. av7110_ca_exit(av7110);
  2255. av7110_av_exit(av7110);
  2256. vfree(av7110->iobuf);
  2257. pci_free_consistent(saa->pci, 8192, av7110->debi_virt,
  2258. av7110->debi_bus);
  2259. i2c_del_adapter(&av7110->i2c_adap);
  2260. dvb_unregister_adapter (&av7110->dvb_adapter);
  2261. av7110_num--;
  2262. put_firmware(av7110);
  2263. kfree(av7110);
  2264. saa->ext_priv = NULL;
  2265. return 0;
  2266. }
  2267. static void av7110_irq(struct saa7146_dev* dev, u32 *isr)
  2268. {
  2269. struct av7110 *av7110 = dev->ext_priv;
  2270. //print_time("av7110_irq");
  2271. /* Note: Don't try to handle the DEBI error irq (MASK_18), in
  2272. * intel mode the timeout is asserted all the time...
  2273. */
  2274. if (*isr & MASK_19) {
  2275. //printk("av7110_irq: DEBI\n");
  2276. /* Note 1: The DEBI irq is level triggered: We must enable it
  2277. * only after we started a DMA xfer, and disable it here
  2278. * immediately, or it will be signalled all the time while
  2279. * DEBI is idle.
  2280. * Note 2: You would think that an irq which is masked is
  2281. * not signalled by the hardware. Not so for the SAA7146:
  2282. * An irq is signalled as long as the corresponding bit
  2283. * in the ISR is set, and disabling irqs just prevents the
  2284. * hardware from setting the ISR bit. This means a) that we
  2285. * must clear the ISR *after* disabling the irq (which is why
  2286. * we must do it here even though saa7146_core did it already),
  2287. * and b) that if we were to disable an edge triggered irq
  2288. * (like the gpio irqs sadly are) temporarily we would likely
  2289. * loose some. This sucks :-(
  2290. */
  2291. SAA7146_IER_DISABLE(av7110->dev, MASK_19);
  2292. SAA7146_ISR_CLEAR(av7110->dev, MASK_19);
  2293. tasklet_schedule(&av7110->debi_tasklet);
  2294. }
  2295. if (*isr & MASK_03) {
  2296. //printk("av7110_irq: GPIO\n");
  2297. tasklet_schedule(&av7110->gpio_tasklet);
  2298. }
  2299. if ((*isr & MASK_10) && budgetpatch)
  2300. tasklet_schedule(&av7110->vpe_tasklet);
  2301. }
  2302. static struct saa7146_extension av7110_extension;
  2303. #define MAKE_AV7110_INFO(x_var,x_name) \
  2304. static struct saa7146_pci_extension_data x_var = { \
  2305. .ext_priv = x_name, \
  2306. .ext = &av7110_extension }
  2307. MAKE_AV7110_INFO(tts_1_X, "Technotrend/Hauppauge WinTV DVB-S rev1.X");
  2308. MAKE_AV7110_INFO(ttt_1_X, "Technotrend/Hauppauge WinTV DVB-T rev1.X");
  2309. MAKE_AV7110_INFO(ttc_1_X, "Technotrend/Hauppauge WinTV Nexus-CA rev1.X");
  2310. MAKE_AV7110_INFO(ttc_2_X, "Technotrend/Hauppauge WinTV DVB-C rev2.X");
  2311. MAKE_AV7110_INFO(tts_2_X, "Technotrend/Hauppauge WinTV Nexus-S rev2.X");
  2312. MAKE_AV7110_INFO(tts_2_3, "Technotrend/Hauppauge WinTV Nexus-S rev2.3");
  2313. MAKE_AV7110_INFO(tts_1_3se, "Technotrend/Hauppauge WinTV DVB-S rev1.3 SE");
  2314. MAKE_AV7110_INFO(ttt, "Technotrend/Hauppauge DVB-T");
  2315. MAKE_AV7110_INFO(fsc, "Fujitsu Siemens DVB-C");
  2316. MAKE_AV7110_INFO(fss, "Fujitsu Siemens DVB-S rev1.6");
  2317. static struct pci_device_id pci_tbl[] = {
  2318. MAKE_EXTENSION_PCI(fsc, 0x110a, 0x0000),
  2319. MAKE_EXTENSION_PCI(tts_1_X, 0x13c2, 0x0000),
  2320. MAKE_EXTENSION_PCI(ttt_1_X, 0x13c2, 0x0001),
  2321. MAKE_EXTENSION_PCI(ttc_2_X, 0x13c2, 0x0002),
  2322. MAKE_EXTENSION_PCI(tts_2_X, 0x13c2, 0x0003),
  2323. MAKE_EXTENSION_PCI(fss, 0x13c2, 0x0006),
  2324. MAKE_EXTENSION_PCI(ttt, 0x13c2, 0x0008),
  2325. MAKE_EXTENSION_PCI(ttc_1_X, 0x13c2, 0x000a),
  2326. MAKE_EXTENSION_PCI(tts_2_3, 0x13c2, 0x000e),
  2327. MAKE_EXTENSION_PCI(tts_1_3se, 0x13c2, 0x1002),
  2328. /* MAKE_EXTENSION_PCI(???, 0x13c2, 0x0004), UNDEFINED CARD */ // Galaxis DVB PC-Sat-Carte
  2329. /* MAKE_EXTENSION_PCI(???, 0x13c2, 0x0005), UNDEFINED CARD */ // Technisat SkyStar1
  2330. /* MAKE_EXTENSION_PCI(???, 0x13c2, 0x0009), UNDEFINED CARD */ // TT/Hauppauge WinTV Nexus-CA v????
  2331. {
  2332. .vendor = 0,
  2333. }
  2334. };
  2335. MODULE_DEVICE_TABLE(pci, pci_tbl);
  2336. static struct saa7146_extension av7110_extension = {
  2337. .name = "dvb\0",
  2338. .flags = SAA7146_I2C_SHORT_DELAY,
  2339. .module = THIS_MODULE,
  2340. .pci_tbl = &pci_tbl[0],
  2341. .attach = av7110_attach,
  2342. .detach = av7110_detach,
  2343. .irq_mask = MASK_19 | MASK_03 | MASK_10,
  2344. .irq_func = av7110_irq,
  2345. };
  2346. static int __init av7110_init(void)
  2347. {
  2348. int retval;
  2349. retval = saa7146_register_extension(&av7110_extension);
  2350. return retval;
  2351. }
  2352. static void __exit av7110_exit(void)
  2353. {
  2354. #if defined(CONFIG_INPUT_EVDEV) || defined(CONFIG_INPUT_EVDEV_MODULE)
  2355. av7110_ir_exit();
  2356. #endif
  2357. saa7146_unregister_extension(&av7110_extension);
  2358. }
  2359. module_init(av7110_init);
  2360. module_exit(av7110_exit);
  2361. MODULE_DESCRIPTION("driver for the SAA7146 based AV110 PCI DVB cards by "
  2362. "Siemens, Technotrend, Hauppauge");
  2363. MODULE_AUTHOR("Ralph Metzler, Marcus Metzler, others");
  2364. MODULE_LICENSE("GPL");