microcode.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512
  1. /*
  2. * Intel CPU Microcode Update Driver for Linux
  3. *
  4. * Copyright (C) 2000-2004 Tigran Aivazian
  5. *
  6. * This driver allows to upgrade microcode on Intel processors
  7. * belonging to IA-32 family - PentiumPro, Pentium II,
  8. * Pentium III, Xeon, Pentium 4, etc.
  9. *
  10. * Reference: Section 8.10 of Volume III, Intel Pentium 4 Manual,
  11. * Order Number 245472 or free download from:
  12. *
  13. * http://developer.intel.com/design/pentium4/manuals/245472.htm
  14. *
  15. * For more information, go to http://www.urbanmyth.org/microcode
  16. *
  17. * This program is free software; you can redistribute it and/or
  18. * modify it under the terms of the GNU General Public License
  19. * as published by the Free Software Foundation; either version
  20. * 2 of the License, or (at your option) any later version.
  21. *
  22. * 1.0 16 Feb 2000, Tigran Aivazian <tigran@sco.com>
  23. * Initial release.
  24. * 1.01 18 Feb 2000, Tigran Aivazian <tigran@sco.com>
  25. * Added read() support + cleanups.
  26. * 1.02 21 Feb 2000, Tigran Aivazian <tigran@sco.com>
  27. * Added 'device trimming' support. open(O_WRONLY) zeroes
  28. * and frees the saved copy of applied microcode.
  29. * 1.03 29 Feb 2000, Tigran Aivazian <tigran@sco.com>
  30. * Made to use devfs (/dev/cpu/microcode) + cleanups.
  31. * 1.04 06 Jun 2000, Simon Trimmer <simon@veritas.com>
  32. * Added misc device support (now uses both devfs and misc).
  33. * Added MICROCODE_IOCFREE ioctl to clear memory.
  34. * 1.05 09 Jun 2000, Simon Trimmer <simon@veritas.com>
  35. * Messages for error cases (non Intel & no suitable microcode).
  36. * 1.06 03 Aug 2000, Tigran Aivazian <tigran@veritas.com>
  37. * Removed ->release(). Removed exclusive open and status bitmap.
  38. * Added microcode_rwsem to serialize read()/write()/ioctl().
  39. * Removed global kernel lock usage.
  40. * 1.07 07 Sep 2000, Tigran Aivazian <tigran@veritas.com>
  41. * Write 0 to 0x8B msr and then cpuid before reading revision,
  42. * so that it works even if there were no update done by the
  43. * BIOS. Otherwise, reading from 0x8B gives junk (which happened
  44. * to be 0 on my machine which is why it worked even when I
  45. * disabled update by the BIOS)
  46. * Thanks to Eric W. Biederman <ebiederman@lnxi.com> for the fix.
  47. * 1.08 11 Dec 2000, Richard Schaal <richard.schaal@intel.com> and
  48. * Tigran Aivazian <tigran@veritas.com>
  49. * Intel Pentium 4 processor support and bugfixes.
  50. * 1.09 30 Oct 2001, Tigran Aivazian <tigran@veritas.com>
  51. * Bugfix for HT (Hyper-Threading) enabled processors
  52. * whereby processor resources are shared by all logical processors
  53. * in a single CPU package.
  54. * 1.10 28 Feb 2002 Asit K Mallick <asit.k.mallick@intel.com> and
  55. * Tigran Aivazian <tigran@veritas.com>,
  56. * Serialize updates as required on HT processors due to speculative
  57. * nature of implementation.
  58. * 1.11 22 Mar 2002 Tigran Aivazian <tigran@veritas.com>
  59. * Fix the panic when writing zero-length microcode chunk.
  60. * 1.12 29 Sep 2003 Nitin Kamble <nitin.a.kamble@intel.com>,
  61. * Jun Nakajima <jun.nakajima@intel.com>
  62. * Support for the microcode updates in the new format.
  63. * 1.13 10 Oct 2003 Tigran Aivazian <tigran@veritas.com>
  64. * Removed ->read() method and obsoleted MICROCODE_IOCFREE ioctl
  65. * because we no longer hold a copy of applied microcode
  66. * in kernel memory.
  67. * 1.14 25 Jun 2004 Tigran Aivazian <tigran@veritas.com>
  68. * Fix sigmatch() macro to handle old CPUs with pf == 0.
  69. * Thanks to Stuart Swales for pointing out this bug.
  70. */
  71. //#define DEBUG /* pr_debug */
  72. #include <linux/kernel.h>
  73. #include <linux/init.h>
  74. #include <linux/sched.h>
  75. #include <linux/module.h>
  76. #include <linux/slab.h>
  77. #include <linux/vmalloc.h>
  78. #include <linux/miscdevice.h>
  79. #include <linux/spinlock.h>
  80. #include <linux/mm.h>
  81. #include <asm/msr.h>
  82. #include <asm/uaccess.h>
  83. #include <asm/processor.h>
  84. MODULE_DESCRIPTION("Intel CPU (IA-32) Microcode Update Driver");
  85. MODULE_AUTHOR("Tigran Aivazian <tigran@veritas.com>");
  86. MODULE_LICENSE("GPL");
  87. #define MICROCODE_VERSION "1.14"
  88. #define DEFAULT_UCODE_DATASIZE (2000) /* 2000 bytes */
  89. #define MC_HEADER_SIZE (sizeof (microcode_header_t)) /* 48 bytes */
  90. #define DEFAULT_UCODE_TOTALSIZE (DEFAULT_UCODE_DATASIZE + MC_HEADER_SIZE) /* 2048 bytes */
  91. #define EXT_HEADER_SIZE (sizeof (struct extended_sigtable)) /* 20 bytes */
  92. #define EXT_SIGNATURE_SIZE (sizeof (struct extended_signature)) /* 12 bytes */
  93. #define DWSIZE (sizeof (u32))
  94. #define get_totalsize(mc) \
  95. (((microcode_t *)mc)->hdr.totalsize ? \
  96. ((microcode_t *)mc)->hdr.totalsize : DEFAULT_UCODE_TOTALSIZE)
  97. #define get_datasize(mc) \
  98. (((microcode_t *)mc)->hdr.datasize ? \
  99. ((microcode_t *)mc)->hdr.datasize : DEFAULT_UCODE_DATASIZE)
  100. #define sigmatch(s1, s2, p1, p2) \
  101. (((s1) == (s2)) && (((p1) & (p2)) || (((p1) == 0) && ((p2) == 0))))
  102. #define exttable_size(et) ((et)->count * EXT_SIGNATURE_SIZE + EXT_HEADER_SIZE)
  103. /* serialize access to the physical write to MSR 0x79 */
  104. static DEFINE_SPINLOCK(microcode_update_lock);
  105. /* no concurrent ->write()s are allowed on /dev/cpu/microcode */
  106. static DECLARE_MUTEX(microcode_sem);
  107. static void __user *user_buffer; /* user area microcode data buffer */
  108. static unsigned int user_buffer_size; /* it's size */
  109. typedef enum mc_error_code {
  110. MC_SUCCESS = 0,
  111. MC_NOTFOUND = 1,
  112. MC_MARKED = 2,
  113. MC_ALLOCATED = 3,
  114. } mc_error_code_t;
  115. static struct ucode_cpu_info {
  116. unsigned int sig;
  117. unsigned int pf;
  118. unsigned int rev;
  119. unsigned int cksum;
  120. mc_error_code_t err;
  121. microcode_t *mc;
  122. } ucode_cpu_info[NR_CPUS];
  123. static int microcode_open (struct inode *unused1, struct file *unused2)
  124. {
  125. return capable(CAP_SYS_RAWIO) ? 0 : -EPERM;
  126. }
  127. static void collect_cpu_info (void *unused)
  128. {
  129. int cpu_num = smp_processor_id();
  130. struct cpuinfo_x86 *c = cpu_data + cpu_num;
  131. struct ucode_cpu_info *uci = ucode_cpu_info + cpu_num;
  132. unsigned int val[2];
  133. uci->sig = uci->pf = uci->rev = uci->cksum = 0;
  134. uci->err = MC_NOTFOUND;
  135. uci->mc = NULL;
  136. if (c->x86_vendor != X86_VENDOR_INTEL || c->x86 < 6 ||
  137. cpu_has(c, X86_FEATURE_IA64)) {
  138. printk(KERN_ERR "microcode: CPU%d not a capable Intel processor\n", cpu_num);
  139. return;
  140. } else {
  141. uci->sig = cpuid_eax(0x00000001);
  142. if ((c->x86_model >= 5) || (c->x86 > 6)) {
  143. /* get processor flags from MSR 0x17 */
  144. rdmsr(MSR_IA32_PLATFORM_ID, val[0], val[1]);
  145. uci->pf = 1 << ((val[1] >> 18) & 7);
  146. }
  147. }
  148. wrmsr(MSR_IA32_UCODE_REV, 0, 0);
  149. __asm__ __volatile__ ("cpuid" : : : "ax", "bx", "cx", "dx");
  150. /* get the current revision from MSR 0x8B */
  151. rdmsr(MSR_IA32_UCODE_REV, val[0], uci->rev);
  152. pr_debug("microcode: collect_cpu_info : sig=0x%x, pf=0x%x, rev=0x%x\n",
  153. uci->sig, uci->pf, uci->rev);
  154. }
  155. static inline void mark_microcode_update (int cpu_num, microcode_header_t *mc_header, int sig, int pf, int cksum)
  156. {
  157. struct ucode_cpu_info *uci = ucode_cpu_info + cpu_num;
  158. pr_debug("Microcode Found.\n");
  159. pr_debug(" Header Revision 0x%x\n", mc_header->hdrver);
  160. pr_debug(" Loader Revision 0x%x\n", mc_header->ldrver);
  161. pr_debug(" Revision 0x%x \n", mc_header->rev);
  162. pr_debug(" Date %x/%x/%x\n",
  163. ((mc_header->date >> 24 ) & 0xff),
  164. ((mc_header->date >> 16 ) & 0xff),
  165. (mc_header->date & 0xFFFF));
  166. pr_debug(" Signature 0x%x\n", sig);
  167. pr_debug(" Type 0x%x Family 0x%x Model 0x%x Stepping 0x%x\n",
  168. ((sig >> 12) & 0x3),
  169. ((sig >> 8) & 0xf),
  170. ((sig >> 4) & 0xf),
  171. ((sig & 0xf)));
  172. pr_debug(" Processor Flags 0x%x\n", pf);
  173. pr_debug(" Checksum 0x%x\n", cksum);
  174. if (mc_header->rev < uci->rev) {
  175. printk(KERN_ERR "microcode: CPU%d not 'upgrading' to earlier revision"
  176. " 0x%x (current=0x%x)\n", cpu_num, mc_header->rev, uci->rev);
  177. goto out;
  178. } else if (mc_header->rev == uci->rev) {
  179. /* notify the caller of success on this cpu */
  180. uci->err = MC_SUCCESS;
  181. printk(KERN_ERR "microcode: CPU%d already at revision"
  182. " 0x%x (current=0x%x)\n", cpu_num, mc_header->rev, uci->rev);
  183. goto out;
  184. }
  185. pr_debug("microcode: CPU%d found a matching microcode update with "
  186. " revision 0x%x (current=0x%x)\n", cpu_num, mc_header->rev, uci->rev);
  187. uci->cksum = cksum;
  188. uci->pf = pf; /* keep the original mc pf for cksum calculation */
  189. uci->err = MC_MARKED; /* found the match */
  190. out:
  191. return;
  192. }
  193. static int find_matching_ucodes (void)
  194. {
  195. int cursor = 0;
  196. int error = 0;
  197. while (cursor + MC_HEADER_SIZE < user_buffer_size) {
  198. microcode_header_t mc_header;
  199. void *newmc = NULL;
  200. int i, sum, cpu_num, allocated_flag, total_size, data_size, ext_table_size;
  201. if (copy_from_user(&mc_header, user_buffer + cursor, MC_HEADER_SIZE)) {
  202. printk(KERN_ERR "microcode: error! Can not read user data\n");
  203. error = -EFAULT;
  204. goto out;
  205. }
  206. total_size = get_totalsize(&mc_header);
  207. if ((cursor + total_size > user_buffer_size) || (total_size < DEFAULT_UCODE_TOTALSIZE)) {
  208. printk(KERN_ERR "microcode: error! Bad data in microcode data file\n");
  209. error = -EINVAL;
  210. goto out;
  211. }
  212. data_size = get_datasize(&mc_header);
  213. if ((data_size + MC_HEADER_SIZE > total_size) || (data_size < DEFAULT_UCODE_DATASIZE)) {
  214. printk(KERN_ERR "microcode: error! Bad data in microcode data file\n");
  215. error = -EINVAL;
  216. goto out;
  217. }
  218. if (mc_header.ldrver != 1 || mc_header.hdrver != 1) {
  219. printk(KERN_ERR "microcode: error! Unknown microcode update format\n");
  220. error = -EINVAL;
  221. goto out;
  222. }
  223. for (cpu_num = 0; cpu_num < num_online_cpus(); cpu_num++) {
  224. struct ucode_cpu_info *uci = ucode_cpu_info + cpu_num;
  225. if (uci->err != MC_NOTFOUND) /* already found a match or not an online cpu*/
  226. continue;
  227. if (sigmatch(mc_header.sig, uci->sig, mc_header.pf, uci->pf))
  228. mark_microcode_update(cpu_num, &mc_header, mc_header.sig, mc_header.pf, mc_header.cksum);
  229. }
  230. ext_table_size = total_size - (MC_HEADER_SIZE + data_size);
  231. if (ext_table_size) {
  232. struct extended_sigtable ext_header;
  233. struct extended_signature ext_sig;
  234. int ext_sigcount;
  235. if ((ext_table_size < EXT_HEADER_SIZE)
  236. || ((ext_table_size - EXT_HEADER_SIZE) % EXT_SIGNATURE_SIZE)) {
  237. printk(KERN_ERR "microcode: error! Bad data in microcode data file\n");
  238. error = -EINVAL;
  239. goto out;
  240. }
  241. if (copy_from_user(&ext_header, user_buffer + cursor
  242. + MC_HEADER_SIZE + data_size, EXT_HEADER_SIZE)) {
  243. printk(KERN_ERR "microcode: error! Can not read user data\n");
  244. error = -EFAULT;
  245. goto out;
  246. }
  247. if (ext_table_size != exttable_size(&ext_header)) {
  248. printk(KERN_ERR "microcode: error! Bad data in microcode data file\n");
  249. error = -EFAULT;
  250. goto out;
  251. }
  252. ext_sigcount = ext_header.count;
  253. for (i = 0; i < ext_sigcount; i++) {
  254. if (copy_from_user(&ext_sig, user_buffer + cursor + MC_HEADER_SIZE + data_size + EXT_HEADER_SIZE
  255. + EXT_SIGNATURE_SIZE * i, EXT_SIGNATURE_SIZE)) {
  256. printk(KERN_ERR "microcode: error! Can not read user data\n");
  257. error = -EFAULT;
  258. goto out;
  259. }
  260. for (cpu_num = 0; cpu_num < num_online_cpus(); cpu_num++) {
  261. struct ucode_cpu_info *uci = ucode_cpu_info + cpu_num;
  262. if (uci->err != MC_NOTFOUND) /* already found a match or not an online cpu*/
  263. continue;
  264. if (sigmatch(ext_sig.sig, uci->sig, ext_sig.pf, uci->pf)) {
  265. mark_microcode_update(cpu_num, &mc_header, ext_sig.sig, ext_sig.pf, ext_sig.cksum);
  266. }
  267. }
  268. }
  269. }
  270. /* now check if any cpu has matched */
  271. for (cpu_num = 0, allocated_flag = 0, sum = 0; cpu_num < num_online_cpus(); cpu_num++) {
  272. if (ucode_cpu_info[cpu_num].err == MC_MARKED) {
  273. struct ucode_cpu_info *uci = ucode_cpu_info + cpu_num;
  274. if (!allocated_flag) {
  275. allocated_flag = 1;
  276. newmc = vmalloc(total_size);
  277. if (!newmc) {
  278. printk(KERN_ERR "microcode: error! Can not allocate memory\n");
  279. error = -ENOMEM;
  280. goto out;
  281. }
  282. if (copy_from_user(newmc + MC_HEADER_SIZE,
  283. user_buffer + cursor + MC_HEADER_SIZE,
  284. total_size - MC_HEADER_SIZE)) {
  285. printk(KERN_ERR "microcode: error! Can not read user data\n");
  286. vfree(newmc);
  287. error = -EFAULT;
  288. goto out;
  289. }
  290. memcpy(newmc, &mc_header, MC_HEADER_SIZE);
  291. /* check extended table checksum */
  292. if (ext_table_size) {
  293. int ext_table_sum = 0;
  294. int * ext_tablep = (((void *) newmc) + MC_HEADER_SIZE + data_size);
  295. i = ext_table_size / DWSIZE;
  296. while (i--) ext_table_sum += ext_tablep[i];
  297. if (ext_table_sum) {
  298. printk(KERN_WARNING "microcode: aborting, bad extended signature table checksum\n");
  299. vfree(newmc);
  300. error = -EINVAL;
  301. goto out;
  302. }
  303. }
  304. /* calculate the checksum */
  305. i = (MC_HEADER_SIZE + data_size) / DWSIZE;
  306. while (i--) sum += ((int *)newmc)[i];
  307. sum -= (mc_header.sig + mc_header.pf + mc_header.cksum);
  308. }
  309. ucode_cpu_info[cpu_num].mc = newmc;
  310. ucode_cpu_info[cpu_num].err = MC_ALLOCATED; /* mc updated */
  311. if (sum + uci->sig + uci->pf + uci->cksum != 0) {
  312. printk(KERN_ERR "microcode: CPU%d aborting, bad checksum\n", cpu_num);
  313. error = -EINVAL;
  314. goto out;
  315. }
  316. }
  317. }
  318. cursor += total_size; /* goto the next update patch */
  319. } /* end of while */
  320. out:
  321. return error;
  322. }
  323. static void do_update_one (void * unused)
  324. {
  325. unsigned long flags;
  326. unsigned int val[2];
  327. int cpu_num = smp_processor_id();
  328. struct ucode_cpu_info *uci = ucode_cpu_info + cpu_num;
  329. if (uci->mc == NULL) {
  330. printk(KERN_INFO "microcode: No new microcode data for CPU%d\n", cpu_num);
  331. return;
  332. }
  333. /* serialize access to the physical write to MSR 0x79 */
  334. spin_lock_irqsave(&microcode_update_lock, flags);
  335. /* write microcode via MSR 0x79 */
  336. wrmsr(MSR_IA32_UCODE_WRITE,
  337. (unsigned long) uci->mc->bits,
  338. (unsigned long) uci->mc->bits >> 16 >> 16);
  339. wrmsr(MSR_IA32_UCODE_REV, 0, 0);
  340. __asm__ __volatile__ ("cpuid" : : : "ax", "bx", "cx", "dx");
  341. /* get the current revision from MSR 0x8B */
  342. rdmsr(MSR_IA32_UCODE_REV, val[0], val[1]);
  343. /* notify the caller of success on this cpu */
  344. uci->err = MC_SUCCESS;
  345. spin_unlock_irqrestore(&microcode_update_lock, flags);
  346. printk(KERN_INFO "microcode: CPU%d updated from revision "
  347. "0x%x to 0x%x, date = %08x \n",
  348. cpu_num, uci->rev, val[1], uci->mc->hdr.date);
  349. return;
  350. }
  351. static int do_microcode_update (void)
  352. {
  353. int i, error;
  354. if (on_each_cpu(collect_cpu_info, NULL, 1, 1) != 0) {
  355. printk(KERN_ERR "microcode: Error! Could not run on all processors\n");
  356. error = -EIO;
  357. goto out;
  358. }
  359. if ((error = find_matching_ucodes())) {
  360. printk(KERN_ERR "microcode: Error in the microcode data\n");
  361. goto out_free;
  362. }
  363. if (on_each_cpu(do_update_one, NULL, 1, 1) != 0) {
  364. printk(KERN_ERR "microcode: Error! Could not run on all processors\n");
  365. error = -EIO;
  366. }
  367. out_free:
  368. for (i = 0; i < num_online_cpus(); i++) {
  369. if (ucode_cpu_info[i].mc) {
  370. int j;
  371. void *tmp = ucode_cpu_info[i].mc;
  372. vfree(tmp);
  373. for (j = i; j < num_online_cpus(); j++) {
  374. if (ucode_cpu_info[j].mc == tmp)
  375. ucode_cpu_info[j].mc = NULL;
  376. }
  377. }
  378. }
  379. out:
  380. return error;
  381. }
  382. static ssize_t microcode_write (struct file *file, const char __user *buf, size_t len, loff_t *ppos)
  383. {
  384. ssize_t ret;
  385. if (len < DEFAULT_UCODE_TOTALSIZE) {
  386. printk(KERN_ERR "microcode: not enough data\n");
  387. return -EINVAL;
  388. }
  389. if ((len >> PAGE_SHIFT) > num_physpages) {
  390. printk(KERN_ERR "microcode: too much data (max %ld pages)\n", num_physpages);
  391. return -EINVAL;
  392. }
  393. down(&microcode_sem);
  394. user_buffer = (void __user *) buf;
  395. user_buffer_size = (int) len;
  396. ret = do_microcode_update();
  397. if (!ret)
  398. ret = (ssize_t)len;
  399. up(&microcode_sem);
  400. return ret;
  401. }
  402. static int microcode_ioctl (struct inode *inode, struct file *file,
  403. unsigned int cmd, unsigned long arg)
  404. {
  405. switch (cmd) {
  406. /*
  407. * XXX: will be removed after microcode_ctl
  408. * is updated to ignore failure of this ioctl()
  409. */
  410. case MICROCODE_IOCFREE:
  411. return 0;
  412. default:
  413. return -EINVAL;
  414. }
  415. return -EINVAL;
  416. }
  417. static struct file_operations microcode_fops = {
  418. .owner = THIS_MODULE,
  419. .write = microcode_write,
  420. .ioctl = microcode_ioctl,
  421. .open = microcode_open,
  422. };
  423. static struct miscdevice microcode_dev = {
  424. .minor = MICROCODE_MINOR,
  425. .name = "microcode",
  426. .devfs_name = "cpu/microcode",
  427. .fops = &microcode_fops,
  428. };
  429. static int __init microcode_init (void)
  430. {
  431. int error;
  432. error = misc_register(&microcode_dev);
  433. if (error) {
  434. printk(KERN_ERR
  435. "microcode: can't misc_register on minor=%d\n",
  436. MICROCODE_MINOR);
  437. return error;
  438. }
  439. printk(KERN_INFO
  440. "IA-32 Microcode Update Driver: v" MICROCODE_VERSION " <tigran@veritas.com>\n");
  441. return 0;
  442. }
  443. static void __exit microcode_exit (void)
  444. {
  445. misc_deregister(&microcode_dev);
  446. printk(KERN_INFO "IA-32 Microcode Update Driver v" MICROCODE_VERSION " unregistered\n");
  447. }
  448. module_init(microcode_init)
  449. module_exit(microcode_exit)
  450. MODULE_ALIAS_MISCDEV(MICROCODE_MINOR);