omap_hwmod.c 114 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003
  1. /*
  2. * omap_hwmod implementation for OMAP2/3/4
  3. *
  4. * Copyright (C) 2009-2011 Nokia Corporation
  5. * Copyright (C) 2011-2012 Texas Instruments, Inc.
  6. *
  7. * Paul Walmsley, Benoît Cousson, Kevin Hilman
  8. *
  9. * Created in collaboration with (alphabetical order): Thara Gopinath,
  10. * Tony Lindgren, Rajendra Nayak, Vikram Pandita, Sakari Poussa, Anand
  11. * Sawant, Santosh Shilimkar, Richard Woodruff
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License version 2 as
  15. * published by the Free Software Foundation.
  16. *
  17. * Introduction
  18. * ------------
  19. * One way to view an OMAP SoC is as a collection of largely unrelated
  20. * IP blocks connected by interconnects. The IP blocks include
  21. * devices such as ARM processors, audio serial interfaces, UARTs,
  22. * etc. Some of these devices, like the DSP, are created by TI;
  23. * others, like the SGX, largely originate from external vendors. In
  24. * TI's documentation, on-chip devices are referred to as "OMAP
  25. * modules." Some of these IP blocks are identical across several
  26. * OMAP versions. Others are revised frequently.
  27. *
  28. * These OMAP modules are tied together by various interconnects.
  29. * Most of the address and data flow between modules is via OCP-based
  30. * interconnects such as the L3 and L4 buses; but there are other
  31. * interconnects that distribute the hardware clock tree, handle idle
  32. * and reset signaling, supply power, and connect the modules to
  33. * various pads or balls on the OMAP package.
  34. *
  35. * OMAP hwmod provides a consistent way to describe the on-chip
  36. * hardware blocks and their integration into the rest of the chip.
  37. * This description can be automatically generated from the TI
  38. * hardware database. OMAP hwmod provides a standard, consistent API
  39. * to reset, enable, idle, and disable these hardware blocks. And
  40. * hwmod provides a way for other core code, such as the Linux device
  41. * code or the OMAP power management and address space mapping code,
  42. * to query the hardware database.
  43. *
  44. * Using hwmod
  45. * -----------
  46. * Drivers won't call hwmod functions directly. That is done by the
  47. * omap_device code, and in rare occasions, by custom integration code
  48. * in arch/arm/ *omap*. The omap_device code includes functions to
  49. * build a struct platform_device using omap_hwmod data, and that is
  50. * currently how hwmod data is communicated to drivers and to the
  51. * Linux driver model. Most drivers will call omap_hwmod functions only
  52. * indirectly, via pm_runtime*() functions.
  53. *
  54. * From a layering perspective, here is where the OMAP hwmod code
  55. * fits into the kernel software stack:
  56. *
  57. * +-------------------------------+
  58. * | Device driver code |
  59. * | (e.g., drivers/) |
  60. * +-------------------------------+
  61. * | Linux driver model |
  62. * | (platform_device / |
  63. * | platform_driver data/code) |
  64. * +-------------------------------+
  65. * | OMAP core-driver integration |
  66. * |(arch/arm/mach-omap2/devices.c)|
  67. * +-------------------------------+
  68. * | omap_device code |
  69. * | (../plat-omap/omap_device.c) |
  70. * +-------------------------------+
  71. * ----> | omap_hwmod code/data | <-----
  72. * | (../mach-omap2/omap_hwmod*) |
  73. * +-------------------------------+
  74. * | OMAP clock/PRCM/register fns |
  75. * | (__raw_{read,write}l, clk*) |
  76. * +-------------------------------+
  77. *
  78. * Device drivers should not contain any OMAP-specific code or data in
  79. * them. They should only contain code to operate the IP block that
  80. * the driver is responsible for. This is because these IP blocks can
  81. * also appear in other SoCs, either from TI (such as DaVinci) or from
  82. * other manufacturers; and drivers should be reusable across other
  83. * platforms.
  84. *
  85. * The OMAP hwmod code also will attempt to reset and idle all on-chip
  86. * devices upon boot. The goal here is for the kernel to be
  87. * completely self-reliant and independent from bootloaders. This is
  88. * to ensure a repeatable configuration, both to ensure consistent
  89. * runtime behavior, and to make it easier for others to reproduce
  90. * bugs.
  91. *
  92. * OMAP module activity states
  93. * ---------------------------
  94. * The hwmod code considers modules to be in one of several activity
  95. * states. IP blocks start out in an UNKNOWN state, then once they
  96. * are registered via the hwmod code, proceed to the REGISTERED state.
  97. * Once their clock names are resolved to clock pointers, the module
  98. * enters the CLKS_INITED state; and finally, once the module has been
  99. * reset and the integration registers programmed, the INITIALIZED state
  100. * is entered. The hwmod code will then place the module into either
  101. * the IDLE state to save power, or in the case of a critical system
  102. * module, the ENABLED state.
  103. *
  104. * OMAP core integration code can then call omap_hwmod*() functions
  105. * directly to move the module between the IDLE, ENABLED, and DISABLED
  106. * states, as needed. This is done during both the PM idle loop, and
  107. * in the OMAP core integration code's implementation of the PM runtime
  108. * functions.
  109. *
  110. * References
  111. * ----------
  112. * This is a partial list.
  113. * - OMAP2420 Multimedia Processor Silicon Revision 2.1.1, 2.2 (SWPU064)
  114. * - OMAP2430 Multimedia Device POP Silicon Revision 2.1 (SWPU090)
  115. * - OMAP34xx Multimedia Device Silicon Revision 3.1 (SWPU108)
  116. * - OMAP4430 Multimedia Device Silicon Revision 1.0 (SWPU140)
  117. * - Open Core Protocol Specification 2.2
  118. *
  119. * To do:
  120. * - handle IO mapping
  121. * - bus throughput & module latency measurement code
  122. *
  123. * XXX add tests at the beginning of each function to ensure the hwmod is
  124. * in the appropriate state
  125. * XXX error return values should be checked to ensure that they are
  126. * appropriate
  127. */
  128. #undef DEBUG
  129. #include <linux/kernel.h>
  130. #include <linux/errno.h>
  131. #include <linux/io.h>
  132. #include <linux/clk.h>
  133. #include <linux/delay.h>
  134. #include <linux/err.h>
  135. #include <linux/list.h>
  136. #include <linux/mutex.h>
  137. #include <linux/spinlock.h>
  138. #include <linux/slab.h>
  139. #include <linux/bootmem.h>
  140. #include <plat/clock.h>
  141. #include <plat/omap_hwmod.h>
  142. #include <plat/prcm.h>
  143. #include "soc.h"
  144. #include "common.h"
  145. #include "clockdomain.h"
  146. #include "powerdomain.h"
  147. #include "cm2xxx_3xxx.h"
  148. #include "cminst44xx.h"
  149. #include "cm33xx.h"
  150. #include "prm2xxx_3xxx.h"
  151. #include "prm44xx.h"
  152. #include "prm33xx.h"
  153. #include "prminst44xx.h"
  154. #include "mux.h"
  155. #include "pm.h"
  156. /* Maximum microseconds to wait for OMAP module to softreset */
  157. #define MAX_MODULE_SOFTRESET_WAIT 10000
  158. /* Name of the OMAP hwmod for the MPU */
  159. #define MPU_INITIATOR_NAME "mpu"
  160. /*
  161. * Number of struct omap_hwmod_link records per struct
  162. * omap_hwmod_ocp_if record (master->slave and slave->master)
  163. */
  164. #define LINKS_PER_OCP_IF 2
  165. /**
  166. * struct omap_hwmod_soc_ops - fn ptrs for some SoC-specific operations
  167. * @enable_module: function to enable a module (via MODULEMODE)
  168. * @disable_module: function to disable a module (via MODULEMODE)
  169. *
  170. * XXX Eventually this functionality will be hidden inside the PRM/CM
  171. * device drivers. Until then, this should avoid huge blocks of cpu_is_*()
  172. * conditionals in this code.
  173. */
  174. struct omap_hwmod_soc_ops {
  175. void (*enable_module)(struct omap_hwmod *oh);
  176. int (*disable_module)(struct omap_hwmod *oh);
  177. int (*wait_target_ready)(struct omap_hwmod *oh);
  178. int (*assert_hardreset)(struct omap_hwmod *oh,
  179. struct omap_hwmod_rst_info *ohri);
  180. int (*deassert_hardreset)(struct omap_hwmod *oh,
  181. struct omap_hwmod_rst_info *ohri);
  182. int (*is_hardreset_asserted)(struct omap_hwmod *oh,
  183. struct omap_hwmod_rst_info *ohri);
  184. int (*init_clkdm)(struct omap_hwmod *oh);
  185. };
  186. /* soc_ops: adapts the omap_hwmod code to the currently-booted SoC */
  187. static struct omap_hwmod_soc_ops soc_ops;
  188. /* omap_hwmod_list contains all registered struct omap_hwmods */
  189. static LIST_HEAD(omap_hwmod_list);
  190. /* mpu_oh: used to add/remove MPU initiator from sleepdep list */
  191. static struct omap_hwmod *mpu_oh;
  192. /* io_chain_lock: used to serialize reconfigurations of the I/O chain */
  193. static DEFINE_SPINLOCK(io_chain_lock);
  194. /*
  195. * linkspace: ptr to a buffer that struct omap_hwmod_link records are
  196. * allocated from - used to reduce the number of small memory
  197. * allocations, which has a significant impact on performance
  198. */
  199. static struct omap_hwmod_link *linkspace;
  200. /*
  201. * free_ls, max_ls: array indexes into linkspace; representing the
  202. * next free struct omap_hwmod_link index, and the maximum number of
  203. * struct omap_hwmod_link records allocated (respectively)
  204. */
  205. static unsigned short free_ls, max_ls, ls_supp;
  206. /* inited: set to true once the hwmod code is initialized */
  207. static bool inited;
  208. /* Private functions */
  209. /**
  210. * _fetch_next_ocp_if - return the next OCP interface in a list
  211. * @p: ptr to a ptr to the list_head inside the ocp_if to return
  212. * @i: pointer to the index of the element pointed to by @p in the list
  213. *
  214. * Return a pointer to the struct omap_hwmod_ocp_if record
  215. * containing the struct list_head pointed to by @p, and increment
  216. * @p such that a future call to this routine will return the next
  217. * record.
  218. */
  219. static struct omap_hwmod_ocp_if *_fetch_next_ocp_if(struct list_head **p,
  220. int *i)
  221. {
  222. struct omap_hwmod_ocp_if *oi;
  223. oi = list_entry(*p, struct omap_hwmod_link, node)->ocp_if;
  224. *p = (*p)->next;
  225. *i = *i + 1;
  226. return oi;
  227. }
  228. /**
  229. * _update_sysc_cache - return the module OCP_SYSCONFIG register, keep copy
  230. * @oh: struct omap_hwmod *
  231. *
  232. * Load the current value of the hwmod OCP_SYSCONFIG register into the
  233. * struct omap_hwmod for later use. Returns -EINVAL if the hwmod has no
  234. * OCP_SYSCONFIG register or 0 upon success.
  235. */
  236. static int _update_sysc_cache(struct omap_hwmod *oh)
  237. {
  238. if (!oh->class->sysc) {
  239. WARN(1, "omap_hwmod: %s: cannot read OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  240. return -EINVAL;
  241. }
  242. /* XXX ensure module interface clock is up */
  243. oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  244. if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE))
  245. oh->_int_flags |= _HWMOD_SYSCONFIG_LOADED;
  246. return 0;
  247. }
  248. /**
  249. * _write_sysconfig - write a value to the module's OCP_SYSCONFIG register
  250. * @v: OCP_SYSCONFIG value to write
  251. * @oh: struct omap_hwmod *
  252. *
  253. * Write @v into the module class' OCP_SYSCONFIG register, if it has
  254. * one. No return value.
  255. */
  256. static void _write_sysconfig(u32 v, struct omap_hwmod *oh)
  257. {
  258. if (!oh->class->sysc) {
  259. WARN(1, "omap_hwmod: %s: cannot write OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name);
  260. return;
  261. }
  262. /* XXX ensure module interface clock is up */
  263. /* Module might have lost context, always update cache and register */
  264. oh->_sysc_cache = v;
  265. omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs);
  266. }
  267. /**
  268. * _set_master_standbymode: set the OCP_SYSCONFIG MIDLEMODE field in @v
  269. * @oh: struct omap_hwmod *
  270. * @standbymode: MIDLEMODE field bits
  271. * @v: pointer to register contents to modify
  272. *
  273. * Update the master standby mode bits in @v to be @standbymode for
  274. * the @oh hwmod. Does not write to the hardware. Returns -EINVAL
  275. * upon error or 0 upon success.
  276. */
  277. static int _set_master_standbymode(struct omap_hwmod *oh, u8 standbymode,
  278. u32 *v)
  279. {
  280. u32 mstandby_mask;
  281. u8 mstandby_shift;
  282. if (!oh->class->sysc ||
  283. !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE))
  284. return -EINVAL;
  285. if (!oh->class->sysc->sysc_fields) {
  286. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  287. return -EINVAL;
  288. }
  289. mstandby_shift = oh->class->sysc->sysc_fields->midle_shift;
  290. mstandby_mask = (0x3 << mstandby_shift);
  291. *v &= ~mstandby_mask;
  292. *v |= __ffs(standbymode) << mstandby_shift;
  293. return 0;
  294. }
  295. /**
  296. * _set_slave_idlemode: set the OCP_SYSCONFIG SIDLEMODE field in @v
  297. * @oh: struct omap_hwmod *
  298. * @idlemode: SIDLEMODE field bits
  299. * @v: pointer to register contents to modify
  300. *
  301. * Update the slave idle mode bits in @v to be @idlemode for the @oh
  302. * hwmod. Does not write to the hardware. Returns -EINVAL upon error
  303. * or 0 upon success.
  304. */
  305. static int _set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode, u32 *v)
  306. {
  307. u32 sidle_mask;
  308. u8 sidle_shift;
  309. if (!oh->class->sysc ||
  310. !(oh->class->sysc->sysc_flags & SYSC_HAS_SIDLEMODE))
  311. return -EINVAL;
  312. if (!oh->class->sysc->sysc_fields) {
  313. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  314. return -EINVAL;
  315. }
  316. sidle_shift = oh->class->sysc->sysc_fields->sidle_shift;
  317. sidle_mask = (0x3 << sidle_shift);
  318. *v &= ~sidle_mask;
  319. *v |= __ffs(idlemode) << sidle_shift;
  320. return 0;
  321. }
  322. /**
  323. * _set_clockactivity: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  324. * @oh: struct omap_hwmod *
  325. * @clockact: CLOCKACTIVITY field bits
  326. * @v: pointer to register contents to modify
  327. *
  328. * Update the clockactivity mode bits in @v to be @clockact for the
  329. * @oh hwmod. Used for additional powersaving on some modules. Does
  330. * not write to the hardware. Returns -EINVAL upon error or 0 upon
  331. * success.
  332. */
  333. static int _set_clockactivity(struct omap_hwmod *oh, u8 clockact, u32 *v)
  334. {
  335. u32 clkact_mask;
  336. u8 clkact_shift;
  337. if (!oh->class->sysc ||
  338. !(oh->class->sysc->sysc_flags & SYSC_HAS_CLOCKACTIVITY))
  339. return -EINVAL;
  340. if (!oh->class->sysc->sysc_fields) {
  341. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  342. return -EINVAL;
  343. }
  344. clkact_shift = oh->class->sysc->sysc_fields->clkact_shift;
  345. clkact_mask = (0x3 << clkact_shift);
  346. *v &= ~clkact_mask;
  347. *v |= clockact << clkact_shift;
  348. return 0;
  349. }
  350. /**
  351. * _set_softreset: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v
  352. * @oh: struct omap_hwmod *
  353. * @v: pointer to register contents to modify
  354. *
  355. * Set the SOFTRESET bit in @v for hwmod @oh. Returns -EINVAL upon
  356. * error or 0 upon success.
  357. */
  358. static int _set_softreset(struct omap_hwmod *oh, u32 *v)
  359. {
  360. u32 softrst_mask;
  361. if (!oh->class->sysc ||
  362. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  363. return -EINVAL;
  364. if (!oh->class->sysc->sysc_fields) {
  365. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  366. return -EINVAL;
  367. }
  368. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  369. *v |= softrst_mask;
  370. return 0;
  371. }
  372. /**
  373. * _set_dmadisable: set OCP_SYSCONFIG.DMADISABLE bit in @v
  374. * @oh: struct omap_hwmod *
  375. *
  376. * The DMADISABLE bit is a semi-automatic bit present in sysconfig register
  377. * of some modules. When the DMA must perform read/write accesses, the
  378. * DMADISABLE bit is cleared by the hardware. But when the DMA must stop
  379. * for power management, software must set the DMADISABLE bit back to 1.
  380. *
  381. * Set the DMADISABLE bit in @v for hwmod @oh. Returns -EINVAL upon
  382. * error or 0 upon success.
  383. */
  384. static int _set_dmadisable(struct omap_hwmod *oh)
  385. {
  386. u32 v;
  387. u32 dmadisable_mask;
  388. if (!oh->class->sysc ||
  389. !(oh->class->sysc->sysc_flags & SYSC_HAS_DMADISABLE))
  390. return -EINVAL;
  391. if (!oh->class->sysc->sysc_fields) {
  392. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  393. return -EINVAL;
  394. }
  395. /* clocks must be on for this operation */
  396. if (oh->_state != _HWMOD_STATE_ENABLED) {
  397. pr_warn("omap_hwmod: %s: dma can be disabled only from enabled state\n", oh->name);
  398. return -EINVAL;
  399. }
  400. pr_debug("omap_hwmod: %s: setting DMADISABLE\n", oh->name);
  401. v = oh->_sysc_cache;
  402. dmadisable_mask =
  403. (0x1 << oh->class->sysc->sysc_fields->dmadisable_shift);
  404. v |= dmadisable_mask;
  405. _write_sysconfig(v, oh);
  406. return 0;
  407. }
  408. /**
  409. * _set_module_autoidle: set the OCP_SYSCONFIG AUTOIDLE field in @v
  410. * @oh: struct omap_hwmod *
  411. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  412. * @v: pointer to register contents to modify
  413. *
  414. * Update the module autoidle bit in @v to be @autoidle for the @oh
  415. * hwmod. The autoidle bit controls whether the module can gate
  416. * internal clocks automatically when it isn't doing anything; the
  417. * exact function of this bit varies on a per-module basis. This
  418. * function does not write to the hardware. Returns -EINVAL upon
  419. * error or 0 upon success.
  420. */
  421. static int _set_module_autoidle(struct omap_hwmod *oh, u8 autoidle,
  422. u32 *v)
  423. {
  424. u32 autoidle_mask;
  425. u8 autoidle_shift;
  426. if (!oh->class->sysc ||
  427. !(oh->class->sysc->sysc_flags & SYSC_HAS_AUTOIDLE))
  428. return -EINVAL;
  429. if (!oh->class->sysc->sysc_fields) {
  430. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  431. return -EINVAL;
  432. }
  433. autoidle_shift = oh->class->sysc->sysc_fields->autoidle_shift;
  434. autoidle_mask = (0x1 << autoidle_shift);
  435. *v &= ~autoidle_mask;
  436. *v |= autoidle << autoidle_shift;
  437. return 0;
  438. }
  439. /**
  440. * _set_idle_ioring_wakeup - enable/disable IO pad wakeup on hwmod idle for mux
  441. * @oh: struct omap_hwmod *
  442. * @set_wake: bool value indicating to set (true) or clear (false) wakeup enable
  443. *
  444. * Set or clear the I/O pad wakeup flag in the mux entries for the
  445. * hwmod @oh. This function changes the @oh->mux->pads_dynamic array
  446. * in memory. If the hwmod is currently idled, and the new idle
  447. * values don't match the previous ones, this function will also
  448. * update the SCM PADCTRL registers. Otherwise, if the hwmod is not
  449. * currently idled, this function won't touch the hardware: the new
  450. * mux settings are written to the SCM PADCTRL registers when the
  451. * hwmod is idled. No return value.
  452. */
  453. static void _set_idle_ioring_wakeup(struct omap_hwmod *oh, bool set_wake)
  454. {
  455. struct omap_device_pad *pad;
  456. bool change = false;
  457. u16 prev_idle;
  458. int j;
  459. if (!oh->mux || !oh->mux->enabled)
  460. return;
  461. for (j = 0; j < oh->mux->nr_pads_dynamic; j++) {
  462. pad = oh->mux->pads_dynamic[j];
  463. if (!(pad->flags & OMAP_DEVICE_PAD_WAKEUP))
  464. continue;
  465. prev_idle = pad->idle;
  466. if (set_wake)
  467. pad->idle |= OMAP_WAKEUP_EN;
  468. else
  469. pad->idle &= ~OMAP_WAKEUP_EN;
  470. if (prev_idle != pad->idle)
  471. change = true;
  472. }
  473. if (change && oh->_state == _HWMOD_STATE_IDLE)
  474. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  475. }
  476. /**
  477. * _enable_wakeup: set OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  478. * @oh: struct omap_hwmod *
  479. *
  480. * Allow the hardware module @oh to send wakeups. Returns -EINVAL
  481. * upon error or 0 upon success.
  482. */
  483. static int _enable_wakeup(struct omap_hwmod *oh, u32 *v)
  484. {
  485. if (!oh->class->sysc ||
  486. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  487. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  488. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  489. return -EINVAL;
  490. if (!oh->class->sysc->sysc_fields) {
  491. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  492. return -EINVAL;
  493. }
  494. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  495. *v |= 0x1 << oh->class->sysc->sysc_fields->enwkup_shift;
  496. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  497. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  498. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  499. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART_WKUP, v);
  500. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  501. oh->_int_flags |= _HWMOD_WAKEUP_ENABLED;
  502. return 0;
  503. }
  504. /**
  505. * _disable_wakeup: clear OCP_SYSCONFIG.ENAWAKEUP bit in the hardware
  506. * @oh: struct omap_hwmod *
  507. *
  508. * Prevent the hardware module @oh to send wakeups. Returns -EINVAL
  509. * upon error or 0 upon success.
  510. */
  511. static int _disable_wakeup(struct omap_hwmod *oh, u32 *v)
  512. {
  513. if (!oh->class->sysc ||
  514. !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) ||
  515. (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) ||
  516. (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)))
  517. return -EINVAL;
  518. if (!oh->class->sysc->sysc_fields) {
  519. WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name);
  520. return -EINVAL;
  521. }
  522. if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)
  523. *v &= ~(0x1 << oh->class->sysc->sysc_fields->enwkup_shift);
  524. if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP)
  525. _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART, v);
  526. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  527. _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART, v);
  528. /* XXX test pwrdm_get_wken for this hwmod's subsystem */
  529. oh->_int_flags &= ~_HWMOD_WAKEUP_ENABLED;
  530. return 0;
  531. }
  532. /**
  533. * _add_initiator_dep: prevent @oh from smart-idling while @init_oh is active
  534. * @oh: struct omap_hwmod *
  535. *
  536. * Prevent the hardware module @oh from entering idle while the
  537. * hardare module initiator @init_oh is active. Useful when a module
  538. * will be accessed by a particular initiator (e.g., if a module will
  539. * be accessed by the IVA, there should be a sleepdep between the IVA
  540. * initiator and the module). Only applies to modules in smart-idle
  541. * mode. If the clockdomain is marked as not needing autodeps, return
  542. * 0 without doing anything. Otherwise, returns -EINVAL upon error or
  543. * passes along clkdm_add_sleepdep() value upon success.
  544. */
  545. static int _add_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  546. {
  547. if (!oh->_clk)
  548. return -EINVAL;
  549. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  550. return 0;
  551. return clkdm_add_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  552. }
  553. /**
  554. * _del_initiator_dep: allow @oh to smart-idle even if @init_oh is active
  555. * @oh: struct omap_hwmod *
  556. *
  557. * Allow the hardware module @oh to enter idle while the hardare
  558. * module initiator @init_oh is active. Useful when a module will not
  559. * be accessed by a particular initiator (e.g., if a module will not
  560. * be accessed by the IVA, there should be no sleepdep between the IVA
  561. * initiator and the module). Only applies to modules in smart-idle
  562. * mode. If the clockdomain is marked as not needing autodeps, return
  563. * 0 without doing anything. Returns -EINVAL upon error or passes
  564. * along clkdm_del_sleepdep() value upon success.
  565. */
  566. static int _del_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh)
  567. {
  568. if (!oh->_clk)
  569. return -EINVAL;
  570. if (oh->_clk->clkdm && oh->_clk->clkdm->flags & CLKDM_NO_AUTODEPS)
  571. return 0;
  572. return clkdm_del_sleepdep(oh->_clk->clkdm, init_oh->_clk->clkdm);
  573. }
  574. /**
  575. * _init_main_clk - get a struct clk * for the the hwmod's main functional clk
  576. * @oh: struct omap_hwmod *
  577. *
  578. * Called from _init_clocks(). Populates the @oh _clk (main
  579. * functional clock pointer) if a main_clk is present. Returns 0 on
  580. * success or -EINVAL on error.
  581. */
  582. static int _init_main_clk(struct omap_hwmod *oh)
  583. {
  584. int ret = 0;
  585. if (!oh->main_clk)
  586. return 0;
  587. oh->_clk = clk_get(NULL, oh->main_clk);
  588. if (IS_ERR(oh->_clk)) {
  589. pr_warning("omap_hwmod: %s: cannot clk_get main_clk %s\n",
  590. oh->name, oh->main_clk);
  591. return -EINVAL;
  592. }
  593. /*
  594. * HACK: This needs a re-visit once clk_prepare() is implemented
  595. * to do something meaningful. Today its just a no-op.
  596. * If clk_prepare() is used at some point to do things like
  597. * voltage scaling etc, then this would have to be moved to
  598. * some point where subsystems like i2c and pmic become
  599. * available.
  600. */
  601. clk_prepare(oh->_clk);
  602. if (!oh->_clk->clkdm)
  603. pr_debug("omap_hwmod: %s: missing clockdomain for %s.\n",
  604. oh->name, oh->main_clk);
  605. return ret;
  606. }
  607. /**
  608. * _init_interface_clks - get a struct clk * for the the hwmod's interface clks
  609. * @oh: struct omap_hwmod *
  610. *
  611. * Called from _init_clocks(). Populates the @oh OCP slave interface
  612. * clock pointers. Returns 0 on success or -EINVAL on error.
  613. */
  614. static int _init_interface_clks(struct omap_hwmod *oh)
  615. {
  616. struct omap_hwmod_ocp_if *os;
  617. struct list_head *p;
  618. struct clk *c;
  619. int i = 0;
  620. int ret = 0;
  621. p = oh->slave_ports.next;
  622. while (i < oh->slaves_cnt) {
  623. os = _fetch_next_ocp_if(&p, &i);
  624. if (!os->clk)
  625. continue;
  626. c = clk_get(NULL, os->clk);
  627. if (IS_ERR(c)) {
  628. pr_warning("omap_hwmod: %s: cannot clk_get interface_clk %s\n",
  629. oh->name, os->clk);
  630. ret = -EINVAL;
  631. }
  632. os->_clk = c;
  633. /*
  634. * HACK: This needs a re-visit once clk_prepare() is implemented
  635. * to do something meaningful. Today its just a no-op.
  636. * If clk_prepare() is used at some point to do things like
  637. * voltage scaling etc, then this would have to be moved to
  638. * some point where subsystems like i2c and pmic become
  639. * available.
  640. */
  641. clk_prepare(os->_clk);
  642. }
  643. return ret;
  644. }
  645. /**
  646. * _init_opt_clk - get a struct clk * for the the hwmod's optional clocks
  647. * @oh: struct omap_hwmod *
  648. *
  649. * Called from _init_clocks(). Populates the @oh omap_hwmod_opt_clk
  650. * clock pointers. Returns 0 on success or -EINVAL on error.
  651. */
  652. static int _init_opt_clks(struct omap_hwmod *oh)
  653. {
  654. struct omap_hwmod_opt_clk *oc;
  655. struct clk *c;
  656. int i;
  657. int ret = 0;
  658. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++) {
  659. c = clk_get(NULL, oc->clk);
  660. if (IS_ERR(c)) {
  661. pr_warning("omap_hwmod: %s: cannot clk_get opt_clk %s\n",
  662. oh->name, oc->clk);
  663. ret = -EINVAL;
  664. }
  665. oc->_clk = c;
  666. /*
  667. * HACK: This needs a re-visit once clk_prepare() is implemented
  668. * to do something meaningful. Today its just a no-op.
  669. * If clk_prepare() is used at some point to do things like
  670. * voltage scaling etc, then this would have to be moved to
  671. * some point where subsystems like i2c and pmic become
  672. * available.
  673. */
  674. clk_prepare(oc->_clk);
  675. }
  676. return ret;
  677. }
  678. /**
  679. * _enable_clocks - enable hwmod main clock and interface clocks
  680. * @oh: struct omap_hwmod *
  681. *
  682. * Enables all clocks necessary for register reads and writes to succeed
  683. * on the hwmod @oh. Returns 0.
  684. */
  685. static int _enable_clocks(struct omap_hwmod *oh)
  686. {
  687. struct omap_hwmod_ocp_if *os;
  688. struct list_head *p;
  689. int i = 0;
  690. pr_debug("omap_hwmod: %s: enabling clocks\n", oh->name);
  691. if (oh->_clk)
  692. clk_enable(oh->_clk);
  693. p = oh->slave_ports.next;
  694. while (i < oh->slaves_cnt) {
  695. os = _fetch_next_ocp_if(&p, &i);
  696. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  697. clk_enable(os->_clk);
  698. }
  699. /* The opt clocks are controlled by the device driver. */
  700. return 0;
  701. }
  702. /**
  703. * _disable_clocks - disable hwmod main clock and interface clocks
  704. * @oh: struct omap_hwmod *
  705. *
  706. * Disables the hwmod @oh main functional and interface clocks. Returns 0.
  707. */
  708. static int _disable_clocks(struct omap_hwmod *oh)
  709. {
  710. struct omap_hwmod_ocp_if *os;
  711. struct list_head *p;
  712. int i = 0;
  713. pr_debug("omap_hwmod: %s: disabling clocks\n", oh->name);
  714. if (oh->_clk)
  715. clk_disable(oh->_clk);
  716. p = oh->slave_ports.next;
  717. while (i < oh->slaves_cnt) {
  718. os = _fetch_next_ocp_if(&p, &i);
  719. if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
  720. clk_disable(os->_clk);
  721. }
  722. /* The opt clocks are controlled by the device driver. */
  723. return 0;
  724. }
  725. static void _enable_optional_clocks(struct omap_hwmod *oh)
  726. {
  727. struct omap_hwmod_opt_clk *oc;
  728. int i;
  729. pr_debug("omap_hwmod: %s: enabling optional clocks\n", oh->name);
  730. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  731. if (oc->_clk) {
  732. pr_debug("omap_hwmod: enable %s:%s\n", oc->role,
  733. __clk_get_name(oc->_clk));
  734. clk_enable(oc->_clk);
  735. }
  736. }
  737. static void _disable_optional_clocks(struct omap_hwmod *oh)
  738. {
  739. struct omap_hwmod_opt_clk *oc;
  740. int i;
  741. pr_debug("omap_hwmod: %s: disabling optional clocks\n", oh->name);
  742. for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
  743. if (oc->_clk) {
  744. pr_debug("omap_hwmod: disable %s:%s\n", oc->role,
  745. __clk_get_name(oc->_clk));
  746. clk_disable(oc->_clk);
  747. }
  748. }
  749. /**
  750. * _omap4_enable_module - enable CLKCTRL modulemode on OMAP4
  751. * @oh: struct omap_hwmod *
  752. *
  753. * Enables the PRCM module mode related to the hwmod @oh.
  754. * No return value.
  755. */
  756. static void _omap4_enable_module(struct omap_hwmod *oh)
  757. {
  758. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  759. return;
  760. pr_debug("omap_hwmod: %s: %s: %d\n",
  761. oh->name, __func__, oh->prcm.omap4.modulemode);
  762. omap4_cminst_module_enable(oh->prcm.omap4.modulemode,
  763. oh->clkdm->prcm_partition,
  764. oh->clkdm->cm_inst,
  765. oh->clkdm->clkdm_offs,
  766. oh->prcm.omap4.clkctrl_offs);
  767. }
  768. /**
  769. * _am33xx_enable_module - enable CLKCTRL modulemode on AM33XX
  770. * @oh: struct omap_hwmod *
  771. *
  772. * Enables the PRCM module mode related to the hwmod @oh.
  773. * No return value.
  774. */
  775. static void _am33xx_enable_module(struct omap_hwmod *oh)
  776. {
  777. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  778. return;
  779. pr_debug("omap_hwmod: %s: %s: %d\n",
  780. oh->name, __func__, oh->prcm.omap4.modulemode);
  781. am33xx_cm_module_enable(oh->prcm.omap4.modulemode, oh->clkdm->cm_inst,
  782. oh->clkdm->clkdm_offs,
  783. oh->prcm.omap4.clkctrl_offs);
  784. }
  785. /**
  786. * _omap4_wait_target_disable - wait for a module to be disabled on OMAP4
  787. * @oh: struct omap_hwmod *
  788. *
  789. * Wait for a module @oh to enter slave idle. Returns 0 if the module
  790. * does not have an IDLEST bit or if the module successfully enters
  791. * slave idle; otherwise, pass along the return value of the
  792. * appropriate *_cm*_wait_module_idle() function.
  793. */
  794. static int _omap4_wait_target_disable(struct omap_hwmod *oh)
  795. {
  796. if (!oh)
  797. return -EINVAL;
  798. if (oh->_int_flags & _HWMOD_NO_MPU_PORT || !oh->clkdm)
  799. return 0;
  800. if (oh->flags & HWMOD_NO_IDLEST)
  801. return 0;
  802. return omap4_cminst_wait_module_idle(oh->clkdm->prcm_partition,
  803. oh->clkdm->cm_inst,
  804. oh->clkdm->clkdm_offs,
  805. oh->prcm.omap4.clkctrl_offs);
  806. }
  807. /**
  808. * _am33xx_wait_target_disable - wait for a module to be disabled on AM33XX
  809. * @oh: struct omap_hwmod *
  810. *
  811. * Wait for a module @oh to enter slave idle. Returns 0 if the module
  812. * does not have an IDLEST bit or if the module successfully enters
  813. * slave idle; otherwise, pass along the return value of the
  814. * appropriate *_cm*_wait_module_idle() function.
  815. */
  816. static int _am33xx_wait_target_disable(struct omap_hwmod *oh)
  817. {
  818. if (!oh)
  819. return -EINVAL;
  820. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  821. return 0;
  822. if (oh->flags & HWMOD_NO_IDLEST)
  823. return 0;
  824. return am33xx_cm_wait_module_idle(oh->clkdm->cm_inst,
  825. oh->clkdm->clkdm_offs,
  826. oh->prcm.omap4.clkctrl_offs);
  827. }
  828. /**
  829. * _count_mpu_irqs - count the number of MPU IRQ lines associated with @oh
  830. * @oh: struct omap_hwmod *oh
  831. *
  832. * Count and return the number of MPU IRQs associated with the hwmod
  833. * @oh. Used to allocate struct resource data. Returns 0 if @oh is
  834. * NULL.
  835. */
  836. static int _count_mpu_irqs(struct omap_hwmod *oh)
  837. {
  838. struct omap_hwmod_irq_info *ohii;
  839. int i = 0;
  840. if (!oh || !oh->mpu_irqs)
  841. return 0;
  842. do {
  843. ohii = &oh->mpu_irqs[i++];
  844. } while (ohii->irq != -1);
  845. return i-1;
  846. }
  847. /**
  848. * _count_sdma_reqs - count the number of SDMA request lines associated with @oh
  849. * @oh: struct omap_hwmod *oh
  850. *
  851. * Count and return the number of SDMA request lines associated with
  852. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  853. * if @oh is NULL.
  854. */
  855. static int _count_sdma_reqs(struct omap_hwmod *oh)
  856. {
  857. struct omap_hwmod_dma_info *ohdi;
  858. int i = 0;
  859. if (!oh || !oh->sdma_reqs)
  860. return 0;
  861. do {
  862. ohdi = &oh->sdma_reqs[i++];
  863. } while (ohdi->dma_req != -1);
  864. return i-1;
  865. }
  866. /**
  867. * _count_ocp_if_addr_spaces - count the number of address space entries for @oh
  868. * @oh: struct omap_hwmod *oh
  869. *
  870. * Count and return the number of address space ranges associated with
  871. * the hwmod @oh. Used to allocate struct resource data. Returns 0
  872. * if @oh is NULL.
  873. */
  874. static int _count_ocp_if_addr_spaces(struct omap_hwmod_ocp_if *os)
  875. {
  876. struct omap_hwmod_addr_space *mem;
  877. int i = 0;
  878. if (!os || !os->addr)
  879. return 0;
  880. do {
  881. mem = &os->addr[i++];
  882. } while (mem->pa_start != mem->pa_end);
  883. return i-1;
  884. }
  885. /**
  886. * _get_mpu_irq_by_name - fetch MPU interrupt line number by name
  887. * @oh: struct omap_hwmod * to operate on
  888. * @name: pointer to the name of the MPU interrupt number to fetch (optional)
  889. * @irq: pointer to an unsigned int to store the MPU IRQ number to
  890. *
  891. * Retrieve a MPU hardware IRQ line number named by @name associated
  892. * with the IP block pointed to by @oh. The IRQ number will be filled
  893. * into the address pointed to by @dma. When @name is non-null, the
  894. * IRQ line number associated with the named entry will be returned.
  895. * If @name is null, the first matching entry will be returned. Data
  896. * order is not meaningful in hwmod data, so callers are strongly
  897. * encouraged to use a non-null @name whenever possible to avoid
  898. * unpredictable effects if hwmod data is later added that causes data
  899. * ordering to change. Returns 0 upon success or a negative error
  900. * code upon error.
  901. */
  902. static int _get_mpu_irq_by_name(struct omap_hwmod *oh, const char *name,
  903. unsigned int *irq)
  904. {
  905. int i;
  906. bool found = false;
  907. if (!oh->mpu_irqs)
  908. return -ENOENT;
  909. i = 0;
  910. while (oh->mpu_irqs[i].irq != -1) {
  911. if (name == oh->mpu_irqs[i].name ||
  912. !strcmp(name, oh->mpu_irqs[i].name)) {
  913. found = true;
  914. break;
  915. }
  916. i++;
  917. }
  918. if (!found)
  919. return -ENOENT;
  920. *irq = oh->mpu_irqs[i].irq;
  921. return 0;
  922. }
  923. /**
  924. * _get_sdma_req_by_name - fetch SDMA request line ID by name
  925. * @oh: struct omap_hwmod * to operate on
  926. * @name: pointer to the name of the SDMA request line to fetch (optional)
  927. * @dma: pointer to an unsigned int to store the request line ID to
  928. *
  929. * Retrieve an SDMA request line ID named by @name on the IP block
  930. * pointed to by @oh. The ID will be filled into the address pointed
  931. * to by @dma. When @name is non-null, the request line ID associated
  932. * with the named entry will be returned. If @name is null, the first
  933. * matching entry will be returned. Data order is not meaningful in
  934. * hwmod data, so callers are strongly encouraged to use a non-null
  935. * @name whenever possible to avoid unpredictable effects if hwmod
  936. * data is later added that causes data ordering to change. Returns 0
  937. * upon success or a negative error code upon error.
  938. */
  939. static int _get_sdma_req_by_name(struct omap_hwmod *oh, const char *name,
  940. unsigned int *dma)
  941. {
  942. int i;
  943. bool found = false;
  944. if (!oh->sdma_reqs)
  945. return -ENOENT;
  946. i = 0;
  947. while (oh->sdma_reqs[i].dma_req != -1) {
  948. if (name == oh->sdma_reqs[i].name ||
  949. !strcmp(name, oh->sdma_reqs[i].name)) {
  950. found = true;
  951. break;
  952. }
  953. i++;
  954. }
  955. if (!found)
  956. return -ENOENT;
  957. *dma = oh->sdma_reqs[i].dma_req;
  958. return 0;
  959. }
  960. /**
  961. * _get_addr_space_by_name - fetch address space start & end by name
  962. * @oh: struct omap_hwmod * to operate on
  963. * @name: pointer to the name of the address space to fetch (optional)
  964. * @pa_start: pointer to a u32 to store the starting address to
  965. * @pa_end: pointer to a u32 to store the ending address to
  966. *
  967. * Retrieve address space start and end addresses for the IP block
  968. * pointed to by @oh. The data will be filled into the addresses
  969. * pointed to by @pa_start and @pa_end. When @name is non-null, the
  970. * address space data associated with the named entry will be
  971. * returned. If @name is null, the first matching entry will be
  972. * returned. Data order is not meaningful in hwmod data, so callers
  973. * are strongly encouraged to use a non-null @name whenever possible
  974. * to avoid unpredictable effects if hwmod data is later added that
  975. * causes data ordering to change. Returns 0 upon success or a
  976. * negative error code upon error.
  977. */
  978. static int _get_addr_space_by_name(struct omap_hwmod *oh, const char *name,
  979. u32 *pa_start, u32 *pa_end)
  980. {
  981. int i, j;
  982. struct omap_hwmod_ocp_if *os;
  983. struct list_head *p = NULL;
  984. bool found = false;
  985. p = oh->slave_ports.next;
  986. i = 0;
  987. while (i < oh->slaves_cnt) {
  988. os = _fetch_next_ocp_if(&p, &i);
  989. if (!os->addr)
  990. return -ENOENT;
  991. j = 0;
  992. while (os->addr[j].pa_start != os->addr[j].pa_end) {
  993. if (name == os->addr[j].name ||
  994. !strcmp(name, os->addr[j].name)) {
  995. found = true;
  996. break;
  997. }
  998. j++;
  999. }
  1000. if (found)
  1001. break;
  1002. }
  1003. if (!found)
  1004. return -ENOENT;
  1005. *pa_start = os->addr[j].pa_start;
  1006. *pa_end = os->addr[j].pa_end;
  1007. return 0;
  1008. }
  1009. /**
  1010. * _save_mpu_port_index - find and save the index to @oh's MPU port
  1011. * @oh: struct omap_hwmod *
  1012. *
  1013. * Determines the array index of the OCP slave port that the MPU uses
  1014. * to address the device, and saves it into the struct omap_hwmod.
  1015. * Intended to be called during hwmod registration only. No return
  1016. * value.
  1017. */
  1018. static void __init _save_mpu_port_index(struct omap_hwmod *oh)
  1019. {
  1020. struct omap_hwmod_ocp_if *os = NULL;
  1021. struct list_head *p;
  1022. int i = 0;
  1023. if (!oh)
  1024. return;
  1025. oh->_int_flags |= _HWMOD_NO_MPU_PORT;
  1026. p = oh->slave_ports.next;
  1027. while (i < oh->slaves_cnt) {
  1028. os = _fetch_next_ocp_if(&p, &i);
  1029. if (os->user & OCP_USER_MPU) {
  1030. oh->_mpu_port = os;
  1031. oh->_int_flags &= ~_HWMOD_NO_MPU_PORT;
  1032. break;
  1033. }
  1034. }
  1035. return;
  1036. }
  1037. /**
  1038. * _find_mpu_rt_port - return omap_hwmod_ocp_if accessible by the MPU
  1039. * @oh: struct omap_hwmod *
  1040. *
  1041. * Given a pointer to a struct omap_hwmod record @oh, return a pointer
  1042. * to the struct omap_hwmod_ocp_if record that is used by the MPU to
  1043. * communicate with the IP block. This interface need not be directly
  1044. * connected to the MPU (and almost certainly is not), but is directly
  1045. * connected to the IP block represented by @oh. Returns a pointer
  1046. * to the struct omap_hwmod_ocp_if * upon success, or returns NULL upon
  1047. * error or if there does not appear to be a path from the MPU to this
  1048. * IP block.
  1049. */
  1050. static struct omap_hwmod_ocp_if *_find_mpu_rt_port(struct omap_hwmod *oh)
  1051. {
  1052. if (!oh || oh->_int_flags & _HWMOD_NO_MPU_PORT || oh->slaves_cnt == 0)
  1053. return NULL;
  1054. return oh->_mpu_port;
  1055. };
  1056. /**
  1057. * _find_mpu_rt_addr_space - return MPU register target address space for @oh
  1058. * @oh: struct omap_hwmod *
  1059. *
  1060. * Returns a pointer to the struct omap_hwmod_addr_space record representing
  1061. * the register target MPU address space; or returns NULL upon error.
  1062. */
  1063. static struct omap_hwmod_addr_space * __init _find_mpu_rt_addr_space(struct omap_hwmod *oh)
  1064. {
  1065. struct omap_hwmod_ocp_if *os;
  1066. struct omap_hwmod_addr_space *mem;
  1067. int found = 0, i = 0;
  1068. os = _find_mpu_rt_port(oh);
  1069. if (!os || !os->addr)
  1070. return NULL;
  1071. do {
  1072. mem = &os->addr[i++];
  1073. if (mem->flags & ADDR_TYPE_RT)
  1074. found = 1;
  1075. } while (!found && mem->pa_start != mem->pa_end);
  1076. return (found) ? mem : NULL;
  1077. }
  1078. /**
  1079. * _enable_sysc - try to bring a module out of idle via OCP_SYSCONFIG
  1080. * @oh: struct omap_hwmod *
  1081. *
  1082. * Ensure that the OCP_SYSCONFIG register for the IP block represented
  1083. * by @oh is set to indicate to the PRCM that the IP block is active.
  1084. * Usually this means placing the module into smart-idle mode and
  1085. * smart-standby, but if there is a bug in the automatic idle handling
  1086. * for the IP block, it may need to be placed into the force-idle or
  1087. * no-idle variants of these modes. No return value.
  1088. */
  1089. static void _enable_sysc(struct omap_hwmod *oh)
  1090. {
  1091. u8 idlemode, sf;
  1092. u32 v;
  1093. bool clkdm_act;
  1094. if (!oh->class->sysc)
  1095. return;
  1096. v = oh->_sysc_cache;
  1097. sf = oh->class->sysc->sysc_flags;
  1098. if (sf & SYSC_HAS_SIDLEMODE) {
  1099. clkdm_act = ((oh->clkdm &&
  1100. oh->clkdm->flags & CLKDM_ACTIVE_WITH_MPU) ||
  1101. (oh->_clk && oh->_clk->clkdm &&
  1102. oh->_clk->clkdm->flags & CLKDM_ACTIVE_WITH_MPU));
  1103. if (clkdm_act && !(oh->class->sysc->idlemodes &
  1104. (SIDLE_SMART | SIDLE_SMART_WKUP)))
  1105. idlemode = HWMOD_IDLEMODE_FORCE;
  1106. else
  1107. idlemode = (oh->flags & HWMOD_SWSUP_SIDLE) ?
  1108. HWMOD_IDLEMODE_NO : HWMOD_IDLEMODE_SMART;
  1109. _set_slave_idlemode(oh, idlemode, &v);
  1110. }
  1111. if (sf & SYSC_HAS_MIDLEMODE) {
  1112. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  1113. idlemode = HWMOD_IDLEMODE_NO;
  1114. } else {
  1115. if (sf & SYSC_HAS_ENAWAKEUP)
  1116. _enable_wakeup(oh, &v);
  1117. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  1118. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  1119. else
  1120. idlemode = HWMOD_IDLEMODE_SMART;
  1121. }
  1122. _set_master_standbymode(oh, idlemode, &v);
  1123. }
  1124. /*
  1125. * XXX The clock framework should handle this, by
  1126. * calling into this code. But this must wait until the
  1127. * clock structures are tagged with omap_hwmod entries
  1128. */
  1129. if ((oh->flags & HWMOD_SET_DEFAULT_CLOCKACT) &&
  1130. (sf & SYSC_HAS_CLOCKACTIVITY))
  1131. _set_clockactivity(oh, oh->class->sysc->clockact, &v);
  1132. /* If slave is in SMARTIDLE, also enable wakeup */
  1133. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1134. _enable_wakeup(oh, &v);
  1135. _write_sysconfig(v, oh);
  1136. /*
  1137. * Set the autoidle bit only after setting the smartidle bit
  1138. * Setting this will not have any impact on the other modules.
  1139. */
  1140. if (sf & SYSC_HAS_AUTOIDLE) {
  1141. idlemode = (oh->flags & HWMOD_NO_OCP_AUTOIDLE) ?
  1142. 0 : 1;
  1143. _set_module_autoidle(oh, idlemode, &v);
  1144. _write_sysconfig(v, oh);
  1145. }
  1146. }
  1147. /**
  1148. * _idle_sysc - try to put a module into idle via OCP_SYSCONFIG
  1149. * @oh: struct omap_hwmod *
  1150. *
  1151. * If module is marked as SWSUP_SIDLE, force the module into slave
  1152. * idle; otherwise, configure it for smart-idle. If module is marked
  1153. * as SWSUP_MSUSPEND, force the module into master standby; otherwise,
  1154. * configure it for smart-standby. No return value.
  1155. */
  1156. static void _idle_sysc(struct omap_hwmod *oh)
  1157. {
  1158. u8 idlemode, sf;
  1159. u32 v;
  1160. if (!oh->class->sysc)
  1161. return;
  1162. v = oh->_sysc_cache;
  1163. sf = oh->class->sysc->sysc_flags;
  1164. if (sf & SYSC_HAS_SIDLEMODE) {
  1165. /* XXX What about HWMOD_IDLEMODE_SMART_WKUP? */
  1166. if (oh->flags & HWMOD_SWSUP_SIDLE ||
  1167. !(oh->class->sysc->idlemodes &
  1168. (SIDLE_SMART | SIDLE_SMART_WKUP)))
  1169. idlemode = HWMOD_IDLEMODE_FORCE;
  1170. else
  1171. idlemode = HWMOD_IDLEMODE_SMART;
  1172. _set_slave_idlemode(oh, idlemode, &v);
  1173. }
  1174. if (sf & SYSC_HAS_MIDLEMODE) {
  1175. if (oh->flags & HWMOD_SWSUP_MSTANDBY) {
  1176. idlemode = HWMOD_IDLEMODE_FORCE;
  1177. } else {
  1178. if (sf & SYSC_HAS_ENAWAKEUP)
  1179. _enable_wakeup(oh, &v);
  1180. if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP)
  1181. idlemode = HWMOD_IDLEMODE_SMART_WKUP;
  1182. else
  1183. idlemode = HWMOD_IDLEMODE_SMART;
  1184. }
  1185. _set_master_standbymode(oh, idlemode, &v);
  1186. }
  1187. /* If slave is in SMARTIDLE, also enable wakeup */
  1188. if ((sf & SYSC_HAS_SIDLEMODE) && !(oh->flags & HWMOD_SWSUP_SIDLE))
  1189. _enable_wakeup(oh, &v);
  1190. _write_sysconfig(v, oh);
  1191. }
  1192. /**
  1193. * _shutdown_sysc - force a module into idle via OCP_SYSCONFIG
  1194. * @oh: struct omap_hwmod *
  1195. *
  1196. * Force the module into slave idle and master suspend. No return
  1197. * value.
  1198. */
  1199. static void _shutdown_sysc(struct omap_hwmod *oh)
  1200. {
  1201. u32 v;
  1202. u8 sf;
  1203. if (!oh->class->sysc)
  1204. return;
  1205. v = oh->_sysc_cache;
  1206. sf = oh->class->sysc->sysc_flags;
  1207. if (sf & SYSC_HAS_SIDLEMODE)
  1208. _set_slave_idlemode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1209. if (sf & SYSC_HAS_MIDLEMODE)
  1210. _set_master_standbymode(oh, HWMOD_IDLEMODE_FORCE, &v);
  1211. if (sf & SYSC_HAS_AUTOIDLE)
  1212. _set_module_autoidle(oh, 1, &v);
  1213. _write_sysconfig(v, oh);
  1214. }
  1215. /**
  1216. * _lookup - find an omap_hwmod by name
  1217. * @name: find an omap_hwmod by name
  1218. *
  1219. * Return a pointer to an omap_hwmod by name, or NULL if not found.
  1220. */
  1221. static struct omap_hwmod *_lookup(const char *name)
  1222. {
  1223. struct omap_hwmod *oh, *temp_oh;
  1224. oh = NULL;
  1225. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  1226. if (!strcmp(name, temp_oh->name)) {
  1227. oh = temp_oh;
  1228. break;
  1229. }
  1230. }
  1231. return oh;
  1232. }
  1233. /**
  1234. * _init_clkdm - look up a clockdomain name, store pointer in omap_hwmod
  1235. * @oh: struct omap_hwmod *
  1236. *
  1237. * Convert a clockdomain name stored in a struct omap_hwmod into a
  1238. * clockdomain pointer, and save it into the struct omap_hwmod.
  1239. * Return -EINVAL if the clkdm_name lookup failed.
  1240. */
  1241. static int _init_clkdm(struct omap_hwmod *oh)
  1242. {
  1243. if (!oh->clkdm_name) {
  1244. pr_debug("omap_hwmod: %s: missing clockdomain\n", oh->name);
  1245. return 0;
  1246. }
  1247. oh->clkdm = clkdm_lookup(oh->clkdm_name);
  1248. if (!oh->clkdm) {
  1249. pr_warning("omap_hwmod: %s: could not associate to clkdm %s\n",
  1250. oh->name, oh->clkdm_name);
  1251. return -EINVAL;
  1252. }
  1253. pr_debug("omap_hwmod: %s: associated to clkdm %s\n",
  1254. oh->name, oh->clkdm_name);
  1255. return 0;
  1256. }
  1257. /**
  1258. * _init_clocks - clk_get() all clocks associated with this hwmod. Retrieve as
  1259. * well the clockdomain.
  1260. * @oh: struct omap_hwmod *
  1261. * @data: not used; pass NULL
  1262. *
  1263. * Called by omap_hwmod_setup_*() (after omap2_clk_init()).
  1264. * Resolves all clock names embedded in the hwmod. Returns 0 on
  1265. * success, or a negative error code on failure.
  1266. */
  1267. static int _init_clocks(struct omap_hwmod *oh, void *data)
  1268. {
  1269. int ret = 0;
  1270. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1271. return 0;
  1272. pr_debug("omap_hwmod: %s: looking up clocks\n", oh->name);
  1273. ret |= _init_main_clk(oh);
  1274. ret |= _init_interface_clks(oh);
  1275. ret |= _init_opt_clks(oh);
  1276. if (soc_ops.init_clkdm)
  1277. ret |= soc_ops.init_clkdm(oh);
  1278. if (!ret)
  1279. oh->_state = _HWMOD_STATE_CLKS_INITED;
  1280. else
  1281. pr_warning("omap_hwmod: %s: cannot _init_clocks\n", oh->name);
  1282. return ret;
  1283. }
  1284. /**
  1285. * _lookup_hardreset - fill register bit info for this hwmod/reset line
  1286. * @oh: struct omap_hwmod *
  1287. * @name: name of the reset line in the context of this hwmod
  1288. * @ohri: struct omap_hwmod_rst_info * that this function will fill in
  1289. *
  1290. * Return the bit position of the reset line that match the
  1291. * input name. Return -ENOENT if not found.
  1292. */
  1293. static int _lookup_hardreset(struct omap_hwmod *oh, const char *name,
  1294. struct omap_hwmod_rst_info *ohri)
  1295. {
  1296. int i;
  1297. for (i = 0; i < oh->rst_lines_cnt; i++) {
  1298. const char *rst_line = oh->rst_lines[i].name;
  1299. if (!strcmp(rst_line, name)) {
  1300. ohri->rst_shift = oh->rst_lines[i].rst_shift;
  1301. ohri->st_shift = oh->rst_lines[i].st_shift;
  1302. pr_debug("omap_hwmod: %s: %s: %s: rst %d st %d\n",
  1303. oh->name, __func__, rst_line, ohri->rst_shift,
  1304. ohri->st_shift);
  1305. return 0;
  1306. }
  1307. }
  1308. return -ENOENT;
  1309. }
  1310. /**
  1311. * _assert_hardreset - assert the HW reset line of submodules
  1312. * contained in the hwmod module.
  1313. * @oh: struct omap_hwmod *
  1314. * @name: name of the reset line to lookup and assert
  1315. *
  1316. * Some IP like dsp, ipu or iva contain processor that require an HW
  1317. * reset line to be assert / deassert in order to enable fully the IP.
  1318. * Returns -EINVAL if @oh is null, -ENOSYS if we have no way of
  1319. * asserting the hardreset line on the currently-booted SoC, or passes
  1320. * along the return value from _lookup_hardreset() or the SoC's
  1321. * assert_hardreset code.
  1322. */
  1323. static int _assert_hardreset(struct omap_hwmod *oh, const char *name)
  1324. {
  1325. struct omap_hwmod_rst_info ohri;
  1326. int ret = -EINVAL;
  1327. if (!oh)
  1328. return -EINVAL;
  1329. if (!soc_ops.assert_hardreset)
  1330. return -ENOSYS;
  1331. ret = _lookup_hardreset(oh, name, &ohri);
  1332. if (ret < 0)
  1333. return ret;
  1334. ret = soc_ops.assert_hardreset(oh, &ohri);
  1335. return ret;
  1336. }
  1337. /**
  1338. * _deassert_hardreset - deassert the HW reset line of submodules contained
  1339. * in the hwmod module.
  1340. * @oh: struct omap_hwmod *
  1341. * @name: name of the reset line to look up and deassert
  1342. *
  1343. * Some IP like dsp, ipu or iva contain processor that require an HW
  1344. * reset line to be assert / deassert in order to enable fully the IP.
  1345. * Returns -EINVAL if @oh is null, -ENOSYS if we have no way of
  1346. * deasserting the hardreset line on the currently-booted SoC, or passes
  1347. * along the return value from _lookup_hardreset() or the SoC's
  1348. * deassert_hardreset code.
  1349. */
  1350. static int _deassert_hardreset(struct omap_hwmod *oh, const char *name)
  1351. {
  1352. struct omap_hwmod_rst_info ohri;
  1353. int ret = -EINVAL;
  1354. int hwsup = 0;
  1355. if (!oh)
  1356. return -EINVAL;
  1357. if (!soc_ops.deassert_hardreset)
  1358. return -ENOSYS;
  1359. ret = _lookup_hardreset(oh, name, &ohri);
  1360. if (IS_ERR_VALUE(ret))
  1361. return ret;
  1362. if (oh->clkdm) {
  1363. /*
  1364. * A clockdomain must be in SW_SUP otherwise reset
  1365. * might not be completed. The clockdomain can be set
  1366. * in HW_AUTO only when the module become ready.
  1367. */
  1368. hwsup = clkdm_in_hwsup(oh->clkdm);
  1369. ret = clkdm_hwmod_enable(oh->clkdm, oh);
  1370. if (ret) {
  1371. WARN(1, "omap_hwmod: %s: could not enable clockdomain %s: %d\n",
  1372. oh->name, oh->clkdm->name, ret);
  1373. return ret;
  1374. }
  1375. }
  1376. _enable_clocks(oh);
  1377. if (soc_ops.enable_module)
  1378. soc_ops.enable_module(oh);
  1379. ret = soc_ops.deassert_hardreset(oh, &ohri);
  1380. if (soc_ops.disable_module)
  1381. soc_ops.disable_module(oh);
  1382. _disable_clocks(oh);
  1383. if (ret == -EBUSY)
  1384. pr_warning("omap_hwmod: %s: failed to hardreset\n", oh->name);
  1385. if (!ret) {
  1386. /*
  1387. * Set the clockdomain to HW_AUTO, assuming that the
  1388. * previous state was HW_AUTO.
  1389. */
  1390. if (oh->clkdm && hwsup)
  1391. clkdm_allow_idle(oh->clkdm);
  1392. } else {
  1393. if (oh->clkdm)
  1394. clkdm_hwmod_disable(oh->clkdm, oh);
  1395. }
  1396. return ret;
  1397. }
  1398. /**
  1399. * _read_hardreset - read the HW reset line state of submodules
  1400. * contained in the hwmod module
  1401. * @oh: struct omap_hwmod *
  1402. * @name: name of the reset line to look up and read
  1403. *
  1404. * Return the state of the reset line. Returns -EINVAL if @oh is
  1405. * null, -ENOSYS if we have no way of reading the hardreset line
  1406. * status on the currently-booted SoC, or passes along the return
  1407. * value from _lookup_hardreset() or the SoC's is_hardreset_asserted
  1408. * code.
  1409. */
  1410. static int _read_hardreset(struct omap_hwmod *oh, const char *name)
  1411. {
  1412. struct omap_hwmod_rst_info ohri;
  1413. int ret = -EINVAL;
  1414. if (!oh)
  1415. return -EINVAL;
  1416. if (!soc_ops.is_hardreset_asserted)
  1417. return -ENOSYS;
  1418. ret = _lookup_hardreset(oh, name, &ohri);
  1419. if (ret < 0)
  1420. return ret;
  1421. return soc_ops.is_hardreset_asserted(oh, &ohri);
  1422. }
  1423. /**
  1424. * _are_all_hardreset_lines_asserted - return true if the @oh is hard-reset
  1425. * @oh: struct omap_hwmod *
  1426. *
  1427. * If all hardreset lines associated with @oh are asserted, then return true.
  1428. * Otherwise, if part of @oh is out hardreset or if no hardreset lines
  1429. * associated with @oh are asserted, then return false.
  1430. * This function is used to avoid executing some parts of the IP block
  1431. * enable/disable sequence if its hardreset line is set.
  1432. */
  1433. static bool _are_all_hardreset_lines_asserted(struct omap_hwmod *oh)
  1434. {
  1435. int i, rst_cnt = 0;
  1436. if (oh->rst_lines_cnt == 0)
  1437. return false;
  1438. for (i = 0; i < oh->rst_lines_cnt; i++)
  1439. if (_read_hardreset(oh, oh->rst_lines[i].name) > 0)
  1440. rst_cnt++;
  1441. if (oh->rst_lines_cnt == rst_cnt)
  1442. return true;
  1443. return false;
  1444. }
  1445. /**
  1446. * _are_any_hardreset_lines_asserted - return true if any part of @oh is
  1447. * hard-reset
  1448. * @oh: struct omap_hwmod *
  1449. *
  1450. * If any hardreset lines associated with @oh are asserted, then
  1451. * return true. Otherwise, if no hardreset lines associated with @oh
  1452. * are asserted, or if @oh has no hardreset lines, then return false.
  1453. * This function is used to avoid executing some parts of the IP block
  1454. * enable/disable sequence if any hardreset line is set.
  1455. */
  1456. static bool _are_any_hardreset_lines_asserted(struct omap_hwmod *oh)
  1457. {
  1458. int rst_cnt = 0;
  1459. int i;
  1460. for (i = 0; i < oh->rst_lines_cnt && rst_cnt == 0; i++)
  1461. if (_read_hardreset(oh, oh->rst_lines[i].name) > 0)
  1462. rst_cnt++;
  1463. return (rst_cnt) ? true : false;
  1464. }
  1465. /**
  1466. * _omap4_disable_module - enable CLKCTRL modulemode on OMAP4
  1467. * @oh: struct omap_hwmod *
  1468. *
  1469. * Disable the PRCM module mode related to the hwmod @oh.
  1470. * Return EINVAL if the modulemode is not supported and 0 in case of success.
  1471. */
  1472. static int _omap4_disable_module(struct omap_hwmod *oh)
  1473. {
  1474. int v;
  1475. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  1476. return -EINVAL;
  1477. /*
  1478. * Since integration code might still be doing something, only
  1479. * disable if all lines are under hardreset.
  1480. */
  1481. if (_are_any_hardreset_lines_asserted(oh))
  1482. return 0;
  1483. pr_debug("omap_hwmod: %s: %s\n", oh->name, __func__);
  1484. omap4_cminst_module_disable(oh->clkdm->prcm_partition,
  1485. oh->clkdm->cm_inst,
  1486. oh->clkdm->clkdm_offs,
  1487. oh->prcm.omap4.clkctrl_offs);
  1488. v = _omap4_wait_target_disable(oh);
  1489. if (v)
  1490. pr_warn("omap_hwmod: %s: _wait_target_disable failed\n",
  1491. oh->name);
  1492. return 0;
  1493. }
  1494. /**
  1495. * _am33xx_disable_module - enable CLKCTRL modulemode on AM33XX
  1496. * @oh: struct omap_hwmod *
  1497. *
  1498. * Disable the PRCM module mode related to the hwmod @oh.
  1499. * Return EINVAL if the modulemode is not supported and 0 in case of success.
  1500. */
  1501. static int _am33xx_disable_module(struct omap_hwmod *oh)
  1502. {
  1503. int v;
  1504. if (!oh->clkdm || !oh->prcm.omap4.modulemode)
  1505. return -EINVAL;
  1506. pr_debug("omap_hwmod: %s: %s\n", oh->name, __func__);
  1507. if (_are_any_hardreset_lines_asserted(oh))
  1508. return 0;
  1509. am33xx_cm_module_disable(oh->clkdm->cm_inst, oh->clkdm->clkdm_offs,
  1510. oh->prcm.omap4.clkctrl_offs);
  1511. v = _am33xx_wait_target_disable(oh);
  1512. if (v)
  1513. pr_warn("omap_hwmod: %s: _wait_target_disable failed\n",
  1514. oh->name);
  1515. return 0;
  1516. }
  1517. /**
  1518. * _ocp_softreset - reset an omap_hwmod via the OCP_SYSCONFIG bit
  1519. * @oh: struct omap_hwmod *
  1520. *
  1521. * Resets an omap_hwmod @oh via the OCP_SYSCONFIG bit. hwmod must be
  1522. * enabled for this to work. Returns -ENOENT if the hwmod cannot be
  1523. * reset this way, -EINVAL if the hwmod is in the wrong state,
  1524. * -ETIMEDOUT if the module did not reset in time, or 0 upon success.
  1525. *
  1526. * In OMAP3 a specific SYSSTATUS register is used to get the reset status.
  1527. * Starting in OMAP4, some IPs do not have SYSSTATUS registers and instead
  1528. * use the SYSCONFIG softreset bit to provide the status.
  1529. *
  1530. * Note that some IP like McBSP do have reset control but don't have
  1531. * reset status.
  1532. */
  1533. static int _ocp_softreset(struct omap_hwmod *oh)
  1534. {
  1535. u32 v, softrst_mask;
  1536. int c = 0;
  1537. int ret = 0;
  1538. if (!oh->class->sysc ||
  1539. !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET))
  1540. return -ENOENT;
  1541. /* clocks must be on for this operation */
  1542. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1543. pr_warn("omap_hwmod: %s: reset can only be entered from enabled state\n",
  1544. oh->name);
  1545. return -EINVAL;
  1546. }
  1547. /* For some modules, all optionnal clocks need to be enabled as well */
  1548. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1549. _enable_optional_clocks(oh);
  1550. pr_debug("omap_hwmod: %s: resetting via OCP SOFTRESET\n", oh->name);
  1551. v = oh->_sysc_cache;
  1552. ret = _set_softreset(oh, &v);
  1553. if (ret)
  1554. goto dis_opt_clks;
  1555. _write_sysconfig(v, oh);
  1556. if (oh->class->sysc->srst_udelay)
  1557. udelay(oh->class->sysc->srst_udelay);
  1558. if (oh->class->sysc->sysc_flags & SYSS_HAS_RESET_STATUS)
  1559. omap_test_timeout((omap_hwmod_read(oh,
  1560. oh->class->sysc->syss_offs)
  1561. & SYSS_RESETDONE_MASK),
  1562. MAX_MODULE_SOFTRESET_WAIT, c);
  1563. else if (oh->class->sysc->sysc_flags & SYSC_HAS_RESET_STATUS) {
  1564. softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift);
  1565. omap_test_timeout(!(omap_hwmod_read(oh,
  1566. oh->class->sysc->sysc_offs)
  1567. & softrst_mask),
  1568. MAX_MODULE_SOFTRESET_WAIT, c);
  1569. }
  1570. if (c == MAX_MODULE_SOFTRESET_WAIT)
  1571. pr_warning("omap_hwmod: %s: softreset failed (waited %d usec)\n",
  1572. oh->name, MAX_MODULE_SOFTRESET_WAIT);
  1573. else
  1574. pr_debug("omap_hwmod: %s: softreset in %d usec\n", oh->name, c);
  1575. /*
  1576. * XXX add _HWMOD_STATE_WEDGED for modules that don't come back from
  1577. * _wait_target_ready() or _reset()
  1578. */
  1579. ret = (c == MAX_MODULE_SOFTRESET_WAIT) ? -ETIMEDOUT : 0;
  1580. dis_opt_clks:
  1581. if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET)
  1582. _disable_optional_clocks(oh);
  1583. return ret;
  1584. }
  1585. /**
  1586. * _reset - reset an omap_hwmod
  1587. * @oh: struct omap_hwmod *
  1588. *
  1589. * Resets an omap_hwmod @oh. If the module has a custom reset
  1590. * function pointer defined, then call it to reset the IP block, and
  1591. * pass along its return value to the caller. Otherwise, if the IP
  1592. * block has an OCP_SYSCONFIG register with a SOFTRESET bitfield
  1593. * associated with it, call a function to reset the IP block via that
  1594. * method, and pass along the return value to the caller. Finally, if
  1595. * the IP block has some hardreset lines associated with it, assert
  1596. * all of those, but do _not_ deassert them. (This is because driver
  1597. * authors have expressed an apparent requirement to control the
  1598. * deassertion of the hardreset lines themselves.)
  1599. *
  1600. * The default software reset mechanism for most OMAP IP blocks is
  1601. * triggered via the OCP_SYSCONFIG.SOFTRESET bit. However, some
  1602. * hwmods cannot be reset via this method. Some are not targets and
  1603. * therefore have no OCP header registers to access. Others (like the
  1604. * IVA) have idiosyncratic reset sequences. So for these relatively
  1605. * rare cases, custom reset code can be supplied in the struct
  1606. * omap_hwmod_class .reset function pointer.
  1607. *
  1608. * _set_dmadisable() is called to set the DMADISABLE bit so that it
  1609. * does not prevent idling of the system. This is necessary for cases
  1610. * where ROMCODE/BOOTLOADER uses dma and transfers control to the
  1611. * kernel without disabling dma.
  1612. *
  1613. * Passes along the return value from either _ocp_softreset() or the
  1614. * custom reset function - these must return -EINVAL if the hwmod
  1615. * cannot be reset this way or if the hwmod is in the wrong state,
  1616. * -ETIMEDOUT if the module did not reset in time, or 0 upon success.
  1617. */
  1618. static int _reset(struct omap_hwmod *oh)
  1619. {
  1620. int i, r;
  1621. pr_debug("omap_hwmod: %s: resetting\n", oh->name);
  1622. if (oh->class->reset) {
  1623. r = oh->class->reset(oh);
  1624. } else {
  1625. if (oh->rst_lines_cnt > 0) {
  1626. for (i = 0; i < oh->rst_lines_cnt; i++)
  1627. _assert_hardreset(oh, oh->rst_lines[i].name);
  1628. return 0;
  1629. } else {
  1630. r = _ocp_softreset(oh);
  1631. if (r == -ENOENT)
  1632. r = 0;
  1633. }
  1634. }
  1635. _set_dmadisable(oh);
  1636. /*
  1637. * OCP_SYSCONFIG bits need to be reprogrammed after a
  1638. * softreset. The _enable() function should be split to avoid
  1639. * the rewrite of the OCP_SYSCONFIG register.
  1640. */
  1641. if (oh->class->sysc) {
  1642. _update_sysc_cache(oh);
  1643. _enable_sysc(oh);
  1644. }
  1645. return r;
  1646. }
  1647. /**
  1648. * _reconfigure_io_chain - clear any I/O chain wakeups and reconfigure chain
  1649. *
  1650. * Call the appropriate PRM function to clear any logged I/O chain
  1651. * wakeups and to reconfigure the chain. This apparently needs to be
  1652. * done upon every mux change. Since hwmods can be concurrently
  1653. * enabled and idled, hold a spinlock around the I/O chain
  1654. * reconfiguration sequence. No return value.
  1655. *
  1656. * XXX When the PRM code is moved to drivers, this function can be removed,
  1657. * as the PRM infrastructure should abstract this.
  1658. */
  1659. static void _reconfigure_io_chain(void)
  1660. {
  1661. unsigned long flags;
  1662. spin_lock_irqsave(&io_chain_lock, flags);
  1663. if (cpu_is_omap34xx() && omap3_has_io_chain_ctrl())
  1664. omap3xxx_prm_reconfigure_io_chain();
  1665. else if (cpu_is_omap44xx())
  1666. omap44xx_prm_reconfigure_io_chain();
  1667. spin_unlock_irqrestore(&io_chain_lock, flags);
  1668. }
  1669. /**
  1670. * _enable - enable an omap_hwmod
  1671. * @oh: struct omap_hwmod *
  1672. *
  1673. * Enables an omap_hwmod @oh such that the MPU can access the hwmod's
  1674. * register target. Returns -EINVAL if the hwmod is in the wrong
  1675. * state or passes along the return value of _wait_target_ready().
  1676. */
  1677. static int _enable(struct omap_hwmod *oh)
  1678. {
  1679. int r;
  1680. int hwsup = 0;
  1681. pr_debug("omap_hwmod: %s: enabling\n", oh->name);
  1682. /*
  1683. * hwmods with HWMOD_INIT_NO_IDLE flag set are left in enabled
  1684. * state at init. Now that someone is really trying to enable
  1685. * them, just ensure that the hwmod mux is set.
  1686. */
  1687. if (oh->_int_flags & _HWMOD_SKIP_ENABLE) {
  1688. /*
  1689. * If the caller has mux data populated, do the mux'ing
  1690. * which wouldn't have been done as part of the _enable()
  1691. * done during setup.
  1692. */
  1693. if (oh->mux)
  1694. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1695. oh->_int_flags &= ~_HWMOD_SKIP_ENABLE;
  1696. return 0;
  1697. }
  1698. if (oh->_state != _HWMOD_STATE_INITIALIZED &&
  1699. oh->_state != _HWMOD_STATE_IDLE &&
  1700. oh->_state != _HWMOD_STATE_DISABLED) {
  1701. WARN(1, "omap_hwmod: %s: enabled state can only be entered from initialized, idle, or disabled state\n",
  1702. oh->name);
  1703. return -EINVAL;
  1704. }
  1705. /*
  1706. * If an IP block contains HW reset lines and all of them are
  1707. * asserted, we let integration code associated with that
  1708. * block handle the enable. We've received very little
  1709. * information on what those driver authors need, and until
  1710. * detailed information is provided and the driver code is
  1711. * posted to the public lists, this is probably the best we
  1712. * can do.
  1713. */
  1714. if (_are_all_hardreset_lines_asserted(oh))
  1715. return 0;
  1716. /* Mux pins for device runtime if populated */
  1717. if (oh->mux && (!oh->mux->enabled ||
  1718. ((oh->_state == _HWMOD_STATE_IDLE) &&
  1719. oh->mux->pads_dynamic))) {
  1720. omap_hwmod_mux(oh->mux, _HWMOD_STATE_ENABLED);
  1721. _reconfigure_io_chain();
  1722. }
  1723. _add_initiator_dep(oh, mpu_oh);
  1724. if (oh->clkdm) {
  1725. /*
  1726. * A clockdomain must be in SW_SUP before enabling
  1727. * completely the module. The clockdomain can be set
  1728. * in HW_AUTO only when the module become ready.
  1729. */
  1730. hwsup = clkdm_in_hwsup(oh->clkdm) &&
  1731. !clkdm_missing_idle_reporting(oh->clkdm);
  1732. r = clkdm_hwmod_enable(oh->clkdm, oh);
  1733. if (r) {
  1734. WARN(1, "omap_hwmod: %s: could not enable clockdomain %s: %d\n",
  1735. oh->name, oh->clkdm->name, r);
  1736. return r;
  1737. }
  1738. }
  1739. _enable_clocks(oh);
  1740. if (soc_ops.enable_module)
  1741. soc_ops.enable_module(oh);
  1742. r = (soc_ops.wait_target_ready) ? soc_ops.wait_target_ready(oh) :
  1743. -EINVAL;
  1744. if (!r) {
  1745. /*
  1746. * Set the clockdomain to HW_AUTO only if the target is ready,
  1747. * assuming that the previous state was HW_AUTO
  1748. */
  1749. if (oh->clkdm && hwsup)
  1750. clkdm_allow_idle(oh->clkdm);
  1751. oh->_state = _HWMOD_STATE_ENABLED;
  1752. /* Access the sysconfig only if the target is ready */
  1753. if (oh->class->sysc) {
  1754. if (!(oh->_int_flags & _HWMOD_SYSCONFIG_LOADED))
  1755. _update_sysc_cache(oh);
  1756. _enable_sysc(oh);
  1757. }
  1758. } else {
  1759. _omap4_disable_module(oh);
  1760. _disable_clocks(oh);
  1761. pr_debug("omap_hwmod: %s: _wait_target_ready: %d\n",
  1762. oh->name, r);
  1763. if (oh->clkdm)
  1764. clkdm_hwmod_disable(oh->clkdm, oh);
  1765. }
  1766. return r;
  1767. }
  1768. /**
  1769. * _idle - idle an omap_hwmod
  1770. * @oh: struct omap_hwmod *
  1771. *
  1772. * Idles an omap_hwmod @oh. This should be called once the hwmod has
  1773. * no further work. Returns -EINVAL if the hwmod is in the wrong
  1774. * state or returns 0.
  1775. */
  1776. static int _idle(struct omap_hwmod *oh)
  1777. {
  1778. pr_debug("omap_hwmod: %s: idling\n", oh->name);
  1779. if (oh->_state != _HWMOD_STATE_ENABLED) {
  1780. WARN(1, "omap_hwmod: %s: idle state can only be entered from enabled state\n",
  1781. oh->name);
  1782. return -EINVAL;
  1783. }
  1784. if (_are_all_hardreset_lines_asserted(oh))
  1785. return 0;
  1786. if (oh->class->sysc)
  1787. _idle_sysc(oh);
  1788. _del_initiator_dep(oh, mpu_oh);
  1789. if (soc_ops.disable_module)
  1790. soc_ops.disable_module(oh);
  1791. /*
  1792. * The module must be in idle mode before disabling any parents
  1793. * clocks. Otherwise, the parent clock might be disabled before
  1794. * the module transition is done, and thus will prevent the
  1795. * transition to complete properly.
  1796. */
  1797. _disable_clocks(oh);
  1798. if (oh->clkdm)
  1799. clkdm_hwmod_disable(oh->clkdm, oh);
  1800. /* Mux pins for device idle if populated */
  1801. if (oh->mux && oh->mux->pads_dynamic) {
  1802. omap_hwmod_mux(oh->mux, _HWMOD_STATE_IDLE);
  1803. _reconfigure_io_chain();
  1804. }
  1805. oh->_state = _HWMOD_STATE_IDLE;
  1806. return 0;
  1807. }
  1808. /**
  1809. * omap_hwmod_set_ocp_autoidle - set the hwmod's OCP autoidle bit
  1810. * @oh: struct omap_hwmod *
  1811. * @autoidle: desired AUTOIDLE bitfield value (0 or 1)
  1812. *
  1813. * Sets the IP block's OCP autoidle bit in hardware, and updates our
  1814. * local copy. Intended to be used by drivers that require
  1815. * direct manipulation of the AUTOIDLE bits.
  1816. * Returns -EINVAL if @oh is null or is not in the ENABLED state, or passes
  1817. * along the return value from _set_module_autoidle().
  1818. *
  1819. * Any users of this function should be scrutinized carefully.
  1820. */
  1821. int omap_hwmod_set_ocp_autoidle(struct omap_hwmod *oh, u8 autoidle)
  1822. {
  1823. u32 v;
  1824. int retval = 0;
  1825. unsigned long flags;
  1826. if (!oh || oh->_state != _HWMOD_STATE_ENABLED)
  1827. return -EINVAL;
  1828. spin_lock_irqsave(&oh->_lock, flags);
  1829. v = oh->_sysc_cache;
  1830. retval = _set_module_autoidle(oh, autoidle, &v);
  1831. if (!retval)
  1832. _write_sysconfig(v, oh);
  1833. spin_unlock_irqrestore(&oh->_lock, flags);
  1834. return retval;
  1835. }
  1836. /**
  1837. * _shutdown - shutdown an omap_hwmod
  1838. * @oh: struct omap_hwmod *
  1839. *
  1840. * Shut down an omap_hwmod @oh. This should be called when the driver
  1841. * used for the hwmod is removed or unloaded or if the driver is not
  1842. * used by the system. Returns -EINVAL if the hwmod is in the wrong
  1843. * state or returns 0.
  1844. */
  1845. static int _shutdown(struct omap_hwmod *oh)
  1846. {
  1847. int ret, i;
  1848. u8 prev_state;
  1849. if (oh->_state != _HWMOD_STATE_IDLE &&
  1850. oh->_state != _HWMOD_STATE_ENABLED) {
  1851. WARN(1, "omap_hwmod: %s: disabled state can only be entered from idle, or enabled state\n",
  1852. oh->name);
  1853. return -EINVAL;
  1854. }
  1855. if (_are_all_hardreset_lines_asserted(oh))
  1856. return 0;
  1857. pr_debug("omap_hwmod: %s: disabling\n", oh->name);
  1858. if (oh->class->pre_shutdown) {
  1859. prev_state = oh->_state;
  1860. if (oh->_state == _HWMOD_STATE_IDLE)
  1861. _enable(oh);
  1862. ret = oh->class->pre_shutdown(oh);
  1863. if (ret) {
  1864. if (prev_state == _HWMOD_STATE_IDLE)
  1865. _idle(oh);
  1866. return ret;
  1867. }
  1868. }
  1869. if (oh->class->sysc) {
  1870. if (oh->_state == _HWMOD_STATE_IDLE)
  1871. _enable(oh);
  1872. _shutdown_sysc(oh);
  1873. }
  1874. /* clocks and deps are already disabled in idle */
  1875. if (oh->_state == _HWMOD_STATE_ENABLED) {
  1876. _del_initiator_dep(oh, mpu_oh);
  1877. /* XXX what about the other system initiators here? dma, dsp */
  1878. if (soc_ops.disable_module)
  1879. soc_ops.disable_module(oh);
  1880. _disable_clocks(oh);
  1881. if (oh->clkdm)
  1882. clkdm_hwmod_disable(oh->clkdm, oh);
  1883. }
  1884. /* XXX Should this code also force-disable the optional clocks? */
  1885. for (i = 0; i < oh->rst_lines_cnt; i++)
  1886. _assert_hardreset(oh, oh->rst_lines[i].name);
  1887. /* Mux pins to safe mode or use populated off mode values */
  1888. if (oh->mux)
  1889. omap_hwmod_mux(oh->mux, _HWMOD_STATE_DISABLED);
  1890. oh->_state = _HWMOD_STATE_DISABLED;
  1891. return 0;
  1892. }
  1893. /**
  1894. * _init_mpu_rt_base - populate the virtual address for a hwmod
  1895. * @oh: struct omap_hwmod * to locate the virtual address
  1896. *
  1897. * Cache the virtual address used by the MPU to access this IP block's
  1898. * registers. This address is needed early so the OCP registers that
  1899. * are part of the device's address space can be ioremapped properly.
  1900. * No return value.
  1901. */
  1902. static void __init _init_mpu_rt_base(struct omap_hwmod *oh, void *data)
  1903. {
  1904. struct omap_hwmod_addr_space *mem;
  1905. void __iomem *va_start;
  1906. if (!oh)
  1907. return;
  1908. _save_mpu_port_index(oh);
  1909. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  1910. return;
  1911. mem = _find_mpu_rt_addr_space(oh);
  1912. if (!mem) {
  1913. pr_debug("omap_hwmod: %s: no MPU register target found\n",
  1914. oh->name);
  1915. return;
  1916. }
  1917. va_start = ioremap(mem->pa_start, mem->pa_end - mem->pa_start);
  1918. if (!va_start) {
  1919. pr_err("omap_hwmod: %s: Could not ioremap\n", oh->name);
  1920. return;
  1921. }
  1922. pr_debug("omap_hwmod: %s: MPU register target at va %p\n",
  1923. oh->name, va_start);
  1924. oh->_mpu_rt_va = va_start;
  1925. }
  1926. /**
  1927. * _init - initialize internal data for the hwmod @oh
  1928. * @oh: struct omap_hwmod *
  1929. * @n: (unused)
  1930. *
  1931. * Look up the clocks and the address space used by the MPU to access
  1932. * registers belonging to the hwmod @oh. @oh must already be
  1933. * registered at this point. This is the first of two phases for
  1934. * hwmod initialization. Code called here does not touch any hardware
  1935. * registers, it simply prepares internal data structures. Returns 0
  1936. * upon success or if the hwmod isn't registered, or -EINVAL upon
  1937. * failure.
  1938. */
  1939. static int __init _init(struct omap_hwmod *oh, void *data)
  1940. {
  1941. int r;
  1942. if (oh->_state != _HWMOD_STATE_REGISTERED)
  1943. return 0;
  1944. _init_mpu_rt_base(oh, NULL);
  1945. r = _init_clocks(oh, NULL);
  1946. if (IS_ERR_VALUE(r)) {
  1947. WARN(1, "omap_hwmod: %s: couldn't init clocks\n", oh->name);
  1948. return -EINVAL;
  1949. }
  1950. oh->_state = _HWMOD_STATE_INITIALIZED;
  1951. return 0;
  1952. }
  1953. /**
  1954. * _setup_iclk_autoidle - configure an IP block's interface clocks
  1955. * @oh: struct omap_hwmod *
  1956. *
  1957. * Set up the module's interface clocks. XXX This function is still mostly
  1958. * a stub; implementing this properly requires iclk autoidle usecounting in
  1959. * the clock code. No return value.
  1960. */
  1961. static void __init _setup_iclk_autoidle(struct omap_hwmod *oh)
  1962. {
  1963. struct omap_hwmod_ocp_if *os;
  1964. struct list_head *p;
  1965. int i = 0;
  1966. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1967. return;
  1968. p = oh->slave_ports.next;
  1969. while (i < oh->slaves_cnt) {
  1970. os = _fetch_next_ocp_if(&p, &i);
  1971. if (!os->_clk)
  1972. continue;
  1973. if (os->flags & OCPIF_SWSUP_IDLE) {
  1974. /* XXX omap_iclk_deny_idle(c); */
  1975. } else {
  1976. /* XXX omap_iclk_allow_idle(c); */
  1977. clk_enable(os->_clk);
  1978. }
  1979. }
  1980. return;
  1981. }
  1982. /**
  1983. * _setup_reset - reset an IP block during the setup process
  1984. * @oh: struct omap_hwmod *
  1985. *
  1986. * Reset the IP block corresponding to the hwmod @oh during the setup
  1987. * process. The IP block is first enabled so it can be successfully
  1988. * reset. Returns 0 upon success or a negative error code upon
  1989. * failure.
  1990. */
  1991. static int __init _setup_reset(struct omap_hwmod *oh)
  1992. {
  1993. int r;
  1994. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  1995. return -EINVAL;
  1996. if (oh->rst_lines_cnt == 0) {
  1997. r = _enable(oh);
  1998. if (r) {
  1999. pr_warning("omap_hwmod: %s: cannot be enabled for reset (%d)\n",
  2000. oh->name, oh->_state);
  2001. return -EINVAL;
  2002. }
  2003. }
  2004. if (!(oh->flags & HWMOD_INIT_NO_RESET))
  2005. r = _reset(oh);
  2006. return r;
  2007. }
  2008. /**
  2009. * _setup_postsetup - transition to the appropriate state after _setup
  2010. * @oh: struct omap_hwmod *
  2011. *
  2012. * Place an IP block represented by @oh into a "post-setup" state --
  2013. * either IDLE, ENABLED, or DISABLED. ("post-setup" simply means that
  2014. * this function is called at the end of _setup().) The postsetup
  2015. * state for an IP block can be changed by calling
  2016. * omap_hwmod_enter_postsetup_state() early in the boot process,
  2017. * before one of the omap_hwmod_setup*() functions are called for the
  2018. * IP block.
  2019. *
  2020. * The IP block stays in this state until a PM runtime-based driver is
  2021. * loaded for that IP block. A post-setup state of IDLE is
  2022. * appropriate for almost all IP blocks with runtime PM-enabled
  2023. * drivers, since those drivers are able to enable the IP block. A
  2024. * post-setup state of ENABLED is appropriate for kernels with PM
  2025. * runtime disabled. The DISABLED state is appropriate for unusual IP
  2026. * blocks such as the MPU WDTIMER on kernels without WDTIMER drivers
  2027. * included, since the WDTIMER starts running on reset and will reset
  2028. * the MPU if left active.
  2029. *
  2030. * This post-setup mechanism is deprecated. Once all of the OMAP
  2031. * drivers have been converted to use PM runtime, and all of the IP
  2032. * block data and interconnect data is available to the hwmod code, it
  2033. * should be possible to replace this mechanism with a "lazy reset"
  2034. * arrangement. In a "lazy reset" setup, each IP block is enabled
  2035. * when the driver first probes, then all remaining IP blocks without
  2036. * drivers are either shut down or enabled after the drivers have
  2037. * loaded. However, this cannot take place until the above
  2038. * preconditions have been met, since otherwise the late reset code
  2039. * has no way of knowing which IP blocks are in use by drivers, and
  2040. * which ones are unused.
  2041. *
  2042. * No return value.
  2043. */
  2044. static void __init _setup_postsetup(struct omap_hwmod *oh)
  2045. {
  2046. u8 postsetup_state;
  2047. if (oh->rst_lines_cnt > 0)
  2048. return;
  2049. postsetup_state = oh->_postsetup_state;
  2050. if (postsetup_state == _HWMOD_STATE_UNKNOWN)
  2051. postsetup_state = _HWMOD_STATE_ENABLED;
  2052. /*
  2053. * XXX HWMOD_INIT_NO_IDLE does not belong in hwmod data -
  2054. * it should be set by the core code as a runtime flag during startup
  2055. */
  2056. if ((oh->flags & HWMOD_INIT_NO_IDLE) &&
  2057. (postsetup_state == _HWMOD_STATE_IDLE)) {
  2058. oh->_int_flags |= _HWMOD_SKIP_ENABLE;
  2059. postsetup_state = _HWMOD_STATE_ENABLED;
  2060. }
  2061. if (postsetup_state == _HWMOD_STATE_IDLE)
  2062. _idle(oh);
  2063. else if (postsetup_state == _HWMOD_STATE_DISABLED)
  2064. _shutdown(oh);
  2065. else if (postsetup_state != _HWMOD_STATE_ENABLED)
  2066. WARN(1, "hwmod: %s: unknown postsetup state %d! defaulting to enabled\n",
  2067. oh->name, postsetup_state);
  2068. return;
  2069. }
  2070. /**
  2071. * _setup - prepare IP block hardware for use
  2072. * @oh: struct omap_hwmod *
  2073. * @n: (unused, pass NULL)
  2074. *
  2075. * Configure the IP block represented by @oh. This may include
  2076. * enabling the IP block, resetting it, and placing it into a
  2077. * post-setup state, depending on the type of IP block and applicable
  2078. * flags. IP blocks are reset to prevent any previous configuration
  2079. * by the bootloader or previous operating system from interfering
  2080. * with power management or other parts of the system. The reset can
  2081. * be avoided; see omap_hwmod_no_setup_reset(). This is the second of
  2082. * two phases for hwmod initialization. Code called here generally
  2083. * affects the IP block hardware, or system integration hardware
  2084. * associated with the IP block. Returns 0.
  2085. */
  2086. static int __init _setup(struct omap_hwmod *oh, void *data)
  2087. {
  2088. if (oh->_state != _HWMOD_STATE_INITIALIZED)
  2089. return 0;
  2090. _setup_iclk_autoidle(oh);
  2091. if (!_setup_reset(oh))
  2092. _setup_postsetup(oh);
  2093. return 0;
  2094. }
  2095. /**
  2096. * _register - register a struct omap_hwmod
  2097. * @oh: struct omap_hwmod *
  2098. *
  2099. * Registers the omap_hwmod @oh. Returns -EEXIST if an omap_hwmod
  2100. * already has been registered by the same name; -EINVAL if the
  2101. * omap_hwmod is in the wrong state, if @oh is NULL, if the
  2102. * omap_hwmod's class field is NULL; if the omap_hwmod is missing a
  2103. * name, or if the omap_hwmod's class is missing a name; or 0 upon
  2104. * success.
  2105. *
  2106. * XXX The data should be copied into bootmem, so the original data
  2107. * should be marked __initdata and freed after init. This would allow
  2108. * unneeded omap_hwmods to be freed on multi-OMAP configurations. Note
  2109. * that the copy process would be relatively complex due to the large number
  2110. * of substructures.
  2111. */
  2112. static int __init _register(struct omap_hwmod *oh)
  2113. {
  2114. if (!oh || !oh->name || !oh->class || !oh->class->name ||
  2115. (oh->_state != _HWMOD_STATE_UNKNOWN))
  2116. return -EINVAL;
  2117. pr_debug("omap_hwmod: %s: registering\n", oh->name);
  2118. if (_lookup(oh->name))
  2119. return -EEXIST;
  2120. list_add_tail(&oh->node, &omap_hwmod_list);
  2121. INIT_LIST_HEAD(&oh->master_ports);
  2122. INIT_LIST_HEAD(&oh->slave_ports);
  2123. spin_lock_init(&oh->_lock);
  2124. oh->_state = _HWMOD_STATE_REGISTERED;
  2125. /*
  2126. * XXX Rather than doing a strcmp(), this should test a flag
  2127. * set in the hwmod data, inserted by the autogenerator code.
  2128. */
  2129. if (!strcmp(oh->name, MPU_INITIATOR_NAME))
  2130. mpu_oh = oh;
  2131. return 0;
  2132. }
  2133. /**
  2134. * _alloc_links - return allocated memory for hwmod links
  2135. * @ml: pointer to a struct omap_hwmod_link * for the master link
  2136. * @sl: pointer to a struct omap_hwmod_link * for the slave link
  2137. *
  2138. * Return pointers to two struct omap_hwmod_link records, via the
  2139. * addresses pointed to by @ml and @sl. Will first attempt to return
  2140. * memory allocated as part of a large initial block, but if that has
  2141. * been exhausted, will allocate memory itself. Since ideally this
  2142. * second allocation path will never occur, the number of these
  2143. * 'supplemental' allocations will be logged when debugging is
  2144. * enabled. Returns 0.
  2145. */
  2146. static int __init _alloc_links(struct omap_hwmod_link **ml,
  2147. struct omap_hwmod_link **sl)
  2148. {
  2149. unsigned int sz;
  2150. if ((free_ls + LINKS_PER_OCP_IF) <= max_ls) {
  2151. *ml = &linkspace[free_ls++];
  2152. *sl = &linkspace[free_ls++];
  2153. return 0;
  2154. }
  2155. sz = sizeof(struct omap_hwmod_link) * LINKS_PER_OCP_IF;
  2156. *sl = NULL;
  2157. *ml = alloc_bootmem(sz);
  2158. memset(*ml, 0, sz);
  2159. *sl = (void *)(*ml) + sizeof(struct omap_hwmod_link);
  2160. ls_supp++;
  2161. pr_debug("omap_hwmod: supplemental link allocations needed: %d\n",
  2162. ls_supp * LINKS_PER_OCP_IF);
  2163. return 0;
  2164. };
  2165. /**
  2166. * _add_link - add an interconnect between two IP blocks
  2167. * @oi: pointer to a struct omap_hwmod_ocp_if record
  2168. *
  2169. * Add struct omap_hwmod_link records connecting the master IP block
  2170. * specified in @oi->master to @oi, and connecting the slave IP block
  2171. * specified in @oi->slave to @oi. This code is assumed to run before
  2172. * preemption or SMP has been enabled, thus avoiding the need for
  2173. * locking in this code. Changes to this assumption will require
  2174. * additional locking. Returns 0.
  2175. */
  2176. static int __init _add_link(struct omap_hwmod_ocp_if *oi)
  2177. {
  2178. struct omap_hwmod_link *ml, *sl;
  2179. pr_debug("omap_hwmod: %s -> %s: adding link\n", oi->master->name,
  2180. oi->slave->name);
  2181. _alloc_links(&ml, &sl);
  2182. ml->ocp_if = oi;
  2183. INIT_LIST_HEAD(&ml->node);
  2184. list_add(&ml->node, &oi->master->master_ports);
  2185. oi->master->masters_cnt++;
  2186. sl->ocp_if = oi;
  2187. INIT_LIST_HEAD(&sl->node);
  2188. list_add(&sl->node, &oi->slave->slave_ports);
  2189. oi->slave->slaves_cnt++;
  2190. return 0;
  2191. }
  2192. /**
  2193. * _register_link - register a struct omap_hwmod_ocp_if
  2194. * @oi: struct omap_hwmod_ocp_if *
  2195. *
  2196. * Registers the omap_hwmod_ocp_if record @oi. Returns -EEXIST if it
  2197. * has already been registered; -EINVAL if @oi is NULL or if the
  2198. * record pointed to by @oi is missing required fields; or 0 upon
  2199. * success.
  2200. *
  2201. * XXX The data should be copied into bootmem, so the original data
  2202. * should be marked __initdata and freed after init. This would allow
  2203. * unneeded omap_hwmods to be freed on multi-OMAP configurations.
  2204. */
  2205. static int __init _register_link(struct omap_hwmod_ocp_if *oi)
  2206. {
  2207. if (!oi || !oi->master || !oi->slave || !oi->user)
  2208. return -EINVAL;
  2209. if (oi->_int_flags & _OCPIF_INT_FLAGS_REGISTERED)
  2210. return -EEXIST;
  2211. pr_debug("omap_hwmod: registering link from %s to %s\n",
  2212. oi->master->name, oi->slave->name);
  2213. /*
  2214. * Register the connected hwmods, if they haven't been
  2215. * registered already
  2216. */
  2217. if (oi->master->_state != _HWMOD_STATE_REGISTERED)
  2218. _register(oi->master);
  2219. if (oi->slave->_state != _HWMOD_STATE_REGISTERED)
  2220. _register(oi->slave);
  2221. _add_link(oi);
  2222. oi->_int_flags |= _OCPIF_INT_FLAGS_REGISTERED;
  2223. return 0;
  2224. }
  2225. /**
  2226. * _alloc_linkspace - allocate large block of hwmod links
  2227. * @ois: pointer to an array of struct omap_hwmod_ocp_if records to count
  2228. *
  2229. * Allocate a large block of struct omap_hwmod_link records. This
  2230. * improves boot time significantly by avoiding the need to allocate
  2231. * individual records one by one. If the number of records to
  2232. * allocate in the block hasn't been manually specified, this function
  2233. * will count the number of struct omap_hwmod_ocp_if records in @ois
  2234. * and use that to determine the allocation size. For SoC families
  2235. * that require multiple list registrations, such as OMAP3xxx, this
  2236. * estimation process isn't optimal, so manual estimation is advised
  2237. * in those cases. Returns -EEXIST if the allocation has already occurred
  2238. * or 0 upon success.
  2239. */
  2240. static int __init _alloc_linkspace(struct omap_hwmod_ocp_if **ois)
  2241. {
  2242. unsigned int i = 0;
  2243. unsigned int sz;
  2244. if (linkspace) {
  2245. WARN(1, "linkspace already allocated\n");
  2246. return -EEXIST;
  2247. }
  2248. if (max_ls == 0)
  2249. while (ois[i++])
  2250. max_ls += LINKS_PER_OCP_IF;
  2251. sz = sizeof(struct omap_hwmod_link) * max_ls;
  2252. pr_debug("omap_hwmod: %s: allocating %d byte linkspace (%d links)\n",
  2253. __func__, sz, max_ls);
  2254. linkspace = alloc_bootmem(sz);
  2255. memset(linkspace, 0, sz);
  2256. return 0;
  2257. }
  2258. /* Static functions intended only for use in soc_ops field function pointers */
  2259. /**
  2260. * _omap2_wait_target_ready - wait for a module to leave slave idle
  2261. * @oh: struct omap_hwmod *
  2262. *
  2263. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  2264. * does not have an IDLEST bit or if the module successfully leaves
  2265. * slave idle; otherwise, pass along the return value of the
  2266. * appropriate *_cm*_wait_module_ready() function.
  2267. */
  2268. static int _omap2_wait_target_ready(struct omap_hwmod *oh)
  2269. {
  2270. if (!oh)
  2271. return -EINVAL;
  2272. if (oh->flags & HWMOD_NO_IDLEST)
  2273. return 0;
  2274. if (!_find_mpu_rt_port(oh))
  2275. return 0;
  2276. /* XXX check module SIDLEMODE, hardreset status, enabled clocks */
  2277. return omap2_cm_wait_module_ready(oh->prcm.omap2.module_offs,
  2278. oh->prcm.omap2.idlest_reg_id,
  2279. oh->prcm.omap2.idlest_idle_bit);
  2280. }
  2281. /**
  2282. * _omap4_wait_target_ready - wait for a module to leave slave idle
  2283. * @oh: struct omap_hwmod *
  2284. *
  2285. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  2286. * does not have an IDLEST bit or if the module successfully leaves
  2287. * slave idle; otherwise, pass along the return value of the
  2288. * appropriate *_cm*_wait_module_ready() function.
  2289. */
  2290. static int _omap4_wait_target_ready(struct omap_hwmod *oh)
  2291. {
  2292. if (!oh)
  2293. return -EINVAL;
  2294. if (oh->flags & HWMOD_NO_IDLEST || !oh->clkdm)
  2295. return 0;
  2296. if (!_find_mpu_rt_port(oh))
  2297. return 0;
  2298. /* XXX check module SIDLEMODE, hardreset status */
  2299. return omap4_cminst_wait_module_ready(oh->clkdm->prcm_partition,
  2300. oh->clkdm->cm_inst,
  2301. oh->clkdm->clkdm_offs,
  2302. oh->prcm.omap4.clkctrl_offs);
  2303. }
  2304. /**
  2305. * _am33xx_wait_target_ready - wait for a module to leave slave idle
  2306. * @oh: struct omap_hwmod *
  2307. *
  2308. * Wait for a module @oh to leave slave idle. Returns 0 if the module
  2309. * does not have an IDLEST bit or if the module successfully leaves
  2310. * slave idle; otherwise, pass along the return value of the
  2311. * appropriate *_cm*_wait_module_ready() function.
  2312. */
  2313. static int _am33xx_wait_target_ready(struct omap_hwmod *oh)
  2314. {
  2315. if (!oh || !oh->clkdm)
  2316. return -EINVAL;
  2317. if (oh->flags & HWMOD_NO_IDLEST)
  2318. return 0;
  2319. if (!_find_mpu_rt_port(oh))
  2320. return 0;
  2321. /* XXX check module SIDLEMODE, hardreset status */
  2322. return am33xx_cm_wait_module_ready(oh->clkdm->cm_inst,
  2323. oh->clkdm->clkdm_offs,
  2324. oh->prcm.omap4.clkctrl_offs);
  2325. }
  2326. /**
  2327. * _omap2_assert_hardreset - call OMAP2 PRM hardreset fn with hwmod args
  2328. * @oh: struct omap_hwmod * to assert hardreset
  2329. * @ohri: hardreset line data
  2330. *
  2331. * Call omap2_prm_assert_hardreset() with parameters extracted from
  2332. * the hwmod @oh and the hardreset line data @ohri. Only intended for
  2333. * use as an soc_ops function pointer. Passes along the return value
  2334. * from omap2_prm_assert_hardreset(). XXX This function is scheduled
  2335. * for removal when the PRM code is moved into drivers/.
  2336. */
  2337. static int _omap2_assert_hardreset(struct omap_hwmod *oh,
  2338. struct omap_hwmod_rst_info *ohri)
  2339. {
  2340. return omap2_prm_assert_hardreset(oh->prcm.omap2.module_offs,
  2341. ohri->rst_shift);
  2342. }
  2343. /**
  2344. * _omap2_deassert_hardreset - call OMAP2 PRM hardreset fn with hwmod args
  2345. * @oh: struct omap_hwmod * to deassert hardreset
  2346. * @ohri: hardreset line data
  2347. *
  2348. * Call omap2_prm_deassert_hardreset() with parameters extracted from
  2349. * the hwmod @oh and the hardreset line data @ohri. Only intended for
  2350. * use as an soc_ops function pointer. Passes along the return value
  2351. * from omap2_prm_deassert_hardreset(). XXX This function is
  2352. * scheduled for removal when the PRM code is moved into drivers/.
  2353. */
  2354. static int _omap2_deassert_hardreset(struct omap_hwmod *oh,
  2355. struct omap_hwmod_rst_info *ohri)
  2356. {
  2357. return omap2_prm_deassert_hardreset(oh->prcm.omap2.module_offs,
  2358. ohri->rst_shift,
  2359. ohri->st_shift);
  2360. }
  2361. /**
  2362. * _omap2_is_hardreset_asserted - call OMAP2 PRM hardreset fn with hwmod args
  2363. * @oh: struct omap_hwmod * to test hardreset
  2364. * @ohri: hardreset line data
  2365. *
  2366. * Call omap2_prm_is_hardreset_asserted() with parameters extracted
  2367. * from the hwmod @oh and the hardreset line data @ohri. Only
  2368. * intended for use as an soc_ops function pointer. Passes along the
  2369. * return value from omap2_prm_is_hardreset_asserted(). XXX This
  2370. * function is scheduled for removal when the PRM code is moved into
  2371. * drivers/.
  2372. */
  2373. static int _omap2_is_hardreset_asserted(struct omap_hwmod *oh,
  2374. struct omap_hwmod_rst_info *ohri)
  2375. {
  2376. return omap2_prm_is_hardreset_asserted(oh->prcm.omap2.module_offs,
  2377. ohri->st_shift);
  2378. }
  2379. /**
  2380. * _omap4_assert_hardreset - call OMAP4 PRM hardreset fn with hwmod args
  2381. * @oh: struct omap_hwmod * to assert hardreset
  2382. * @ohri: hardreset line data
  2383. *
  2384. * Call omap4_prminst_assert_hardreset() with parameters extracted
  2385. * from the hwmod @oh and the hardreset line data @ohri. Only
  2386. * intended for use as an soc_ops function pointer. Passes along the
  2387. * return value from omap4_prminst_assert_hardreset(). XXX This
  2388. * function is scheduled for removal when the PRM code is moved into
  2389. * drivers/.
  2390. */
  2391. static int _omap4_assert_hardreset(struct omap_hwmod *oh,
  2392. struct omap_hwmod_rst_info *ohri)
  2393. {
  2394. if (!oh->clkdm)
  2395. return -EINVAL;
  2396. return omap4_prminst_assert_hardreset(ohri->rst_shift,
  2397. oh->clkdm->pwrdm.ptr->prcm_partition,
  2398. oh->clkdm->pwrdm.ptr->prcm_offs,
  2399. oh->prcm.omap4.rstctrl_offs);
  2400. }
  2401. /**
  2402. * _omap4_deassert_hardreset - call OMAP4 PRM hardreset fn with hwmod args
  2403. * @oh: struct omap_hwmod * to deassert hardreset
  2404. * @ohri: hardreset line data
  2405. *
  2406. * Call omap4_prminst_deassert_hardreset() with parameters extracted
  2407. * from the hwmod @oh and the hardreset line data @ohri. Only
  2408. * intended for use as an soc_ops function pointer. Passes along the
  2409. * return value from omap4_prminst_deassert_hardreset(). XXX This
  2410. * function is scheduled for removal when the PRM code is moved into
  2411. * drivers/.
  2412. */
  2413. static int _omap4_deassert_hardreset(struct omap_hwmod *oh,
  2414. struct omap_hwmod_rst_info *ohri)
  2415. {
  2416. if (!oh->clkdm)
  2417. return -EINVAL;
  2418. if (ohri->st_shift)
  2419. pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n",
  2420. oh->name, ohri->name);
  2421. return omap4_prminst_deassert_hardreset(ohri->rst_shift,
  2422. oh->clkdm->pwrdm.ptr->prcm_partition,
  2423. oh->clkdm->pwrdm.ptr->prcm_offs,
  2424. oh->prcm.omap4.rstctrl_offs);
  2425. }
  2426. /**
  2427. * _omap4_is_hardreset_asserted - call OMAP4 PRM hardreset fn with hwmod args
  2428. * @oh: struct omap_hwmod * to test hardreset
  2429. * @ohri: hardreset line data
  2430. *
  2431. * Call omap4_prminst_is_hardreset_asserted() with parameters
  2432. * extracted from the hwmod @oh and the hardreset line data @ohri.
  2433. * Only intended for use as an soc_ops function pointer. Passes along
  2434. * the return value from omap4_prminst_is_hardreset_asserted(). XXX
  2435. * This function is scheduled for removal when the PRM code is moved
  2436. * into drivers/.
  2437. */
  2438. static int _omap4_is_hardreset_asserted(struct omap_hwmod *oh,
  2439. struct omap_hwmod_rst_info *ohri)
  2440. {
  2441. if (!oh->clkdm)
  2442. return -EINVAL;
  2443. return omap4_prminst_is_hardreset_asserted(ohri->rst_shift,
  2444. oh->clkdm->pwrdm.ptr->prcm_partition,
  2445. oh->clkdm->pwrdm.ptr->prcm_offs,
  2446. oh->prcm.omap4.rstctrl_offs);
  2447. }
  2448. /**
  2449. * _am33xx_assert_hardreset - call AM33XX PRM hardreset fn with hwmod args
  2450. * @oh: struct omap_hwmod * to assert hardreset
  2451. * @ohri: hardreset line data
  2452. *
  2453. * Call am33xx_prminst_assert_hardreset() with parameters extracted
  2454. * from the hwmod @oh and the hardreset line data @ohri. Only
  2455. * intended for use as an soc_ops function pointer. Passes along the
  2456. * return value from am33xx_prminst_assert_hardreset(). XXX This
  2457. * function is scheduled for removal when the PRM code is moved into
  2458. * drivers/.
  2459. */
  2460. static int _am33xx_assert_hardreset(struct omap_hwmod *oh,
  2461. struct omap_hwmod_rst_info *ohri)
  2462. {
  2463. return am33xx_prm_assert_hardreset(ohri->rst_shift,
  2464. oh->clkdm->pwrdm.ptr->prcm_offs,
  2465. oh->prcm.omap4.rstctrl_offs);
  2466. }
  2467. /**
  2468. * _am33xx_deassert_hardreset - call AM33XX PRM hardreset fn with hwmod args
  2469. * @oh: struct omap_hwmod * to deassert hardreset
  2470. * @ohri: hardreset line data
  2471. *
  2472. * Call am33xx_prminst_deassert_hardreset() with parameters extracted
  2473. * from the hwmod @oh and the hardreset line data @ohri. Only
  2474. * intended for use as an soc_ops function pointer. Passes along the
  2475. * return value from am33xx_prminst_deassert_hardreset(). XXX This
  2476. * function is scheduled for removal when the PRM code is moved into
  2477. * drivers/.
  2478. */
  2479. static int _am33xx_deassert_hardreset(struct omap_hwmod *oh,
  2480. struct omap_hwmod_rst_info *ohri)
  2481. {
  2482. if (ohri->st_shift)
  2483. pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n",
  2484. oh->name, ohri->name);
  2485. return am33xx_prm_deassert_hardreset(ohri->rst_shift,
  2486. oh->clkdm->pwrdm.ptr->prcm_offs,
  2487. oh->prcm.omap4.rstctrl_offs,
  2488. oh->prcm.omap4.rstst_offs);
  2489. }
  2490. /**
  2491. * _am33xx_is_hardreset_asserted - call AM33XX PRM hardreset fn with hwmod args
  2492. * @oh: struct omap_hwmod * to test hardreset
  2493. * @ohri: hardreset line data
  2494. *
  2495. * Call am33xx_prminst_is_hardreset_asserted() with parameters
  2496. * extracted from the hwmod @oh and the hardreset line data @ohri.
  2497. * Only intended for use as an soc_ops function pointer. Passes along
  2498. * the return value from am33xx_prminst_is_hardreset_asserted(). XXX
  2499. * This function is scheduled for removal when the PRM code is moved
  2500. * into drivers/.
  2501. */
  2502. static int _am33xx_is_hardreset_asserted(struct omap_hwmod *oh,
  2503. struct omap_hwmod_rst_info *ohri)
  2504. {
  2505. return am33xx_prm_is_hardreset_asserted(ohri->rst_shift,
  2506. oh->clkdm->pwrdm.ptr->prcm_offs,
  2507. oh->prcm.omap4.rstctrl_offs);
  2508. }
  2509. /* Public functions */
  2510. u32 omap_hwmod_read(struct omap_hwmod *oh, u16 reg_offs)
  2511. {
  2512. if (oh->flags & HWMOD_16BIT_REG)
  2513. return __raw_readw(oh->_mpu_rt_va + reg_offs);
  2514. else
  2515. return __raw_readl(oh->_mpu_rt_va + reg_offs);
  2516. }
  2517. void omap_hwmod_write(u32 v, struct omap_hwmod *oh, u16 reg_offs)
  2518. {
  2519. if (oh->flags & HWMOD_16BIT_REG)
  2520. __raw_writew(v, oh->_mpu_rt_va + reg_offs);
  2521. else
  2522. __raw_writel(v, oh->_mpu_rt_va + reg_offs);
  2523. }
  2524. /**
  2525. * omap_hwmod_softreset - reset a module via SYSCONFIG.SOFTRESET bit
  2526. * @oh: struct omap_hwmod *
  2527. *
  2528. * This is a public function exposed to drivers. Some drivers may need to do
  2529. * some settings before and after resetting the device. Those drivers after
  2530. * doing the necessary settings could use this function to start a reset by
  2531. * setting the SYSCONFIG.SOFTRESET bit.
  2532. */
  2533. int omap_hwmod_softreset(struct omap_hwmod *oh)
  2534. {
  2535. u32 v;
  2536. int ret;
  2537. if (!oh || !(oh->_sysc_cache))
  2538. return -EINVAL;
  2539. v = oh->_sysc_cache;
  2540. ret = _set_softreset(oh, &v);
  2541. if (ret)
  2542. goto error;
  2543. _write_sysconfig(v, oh);
  2544. error:
  2545. return ret;
  2546. }
  2547. /**
  2548. * omap_hwmod_set_slave_idlemode - set the hwmod's OCP slave idlemode
  2549. * @oh: struct omap_hwmod *
  2550. * @idlemode: SIDLEMODE field bits (shifted to bit 0)
  2551. *
  2552. * Sets the IP block's OCP slave idlemode in hardware, and updates our
  2553. * local copy. Intended to be used by drivers that have some erratum
  2554. * that requires direct manipulation of the SIDLEMODE bits. Returns
  2555. * -EINVAL if @oh is null, or passes along the return value from
  2556. * _set_slave_idlemode().
  2557. *
  2558. * XXX Does this function have any current users? If not, we should
  2559. * remove it; it is better to let the rest of the hwmod code handle this.
  2560. * Any users of this function should be scrutinized carefully.
  2561. */
  2562. int omap_hwmod_set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode)
  2563. {
  2564. u32 v;
  2565. int retval = 0;
  2566. if (!oh)
  2567. return -EINVAL;
  2568. v = oh->_sysc_cache;
  2569. retval = _set_slave_idlemode(oh, idlemode, &v);
  2570. if (!retval)
  2571. _write_sysconfig(v, oh);
  2572. return retval;
  2573. }
  2574. /**
  2575. * omap_hwmod_lookup - look up a registered omap_hwmod by name
  2576. * @name: name of the omap_hwmod to look up
  2577. *
  2578. * Given a @name of an omap_hwmod, return a pointer to the registered
  2579. * struct omap_hwmod *, or NULL upon error.
  2580. */
  2581. struct omap_hwmod *omap_hwmod_lookup(const char *name)
  2582. {
  2583. struct omap_hwmod *oh;
  2584. if (!name)
  2585. return NULL;
  2586. oh = _lookup(name);
  2587. return oh;
  2588. }
  2589. /**
  2590. * omap_hwmod_for_each - call function for each registered omap_hwmod
  2591. * @fn: pointer to a callback function
  2592. * @data: void * data to pass to callback function
  2593. *
  2594. * Call @fn for each registered omap_hwmod, passing @data to each
  2595. * function. @fn must return 0 for success or any other value for
  2596. * failure. If @fn returns non-zero, the iteration across omap_hwmods
  2597. * will stop and the non-zero return value will be passed to the
  2598. * caller of omap_hwmod_for_each(). @fn is called with
  2599. * omap_hwmod_for_each() held.
  2600. */
  2601. int omap_hwmod_for_each(int (*fn)(struct omap_hwmod *oh, void *data),
  2602. void *data)
  2603. {
  2604. struct omap_hwmod *temp_oh;
  2605. int ret = 0;
  2606. if (!fn)
  2607. return -EINVAL;
  2608. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  2609. ret = (*fn)(temp_oh, data);
  2610. if (ret)
  2611. break;
  2612. }
  2613. return ret;
  2614. }
  2615. /**
  2616. * omap_hwmod_register_links - register an array of hwmod links
  2617. * @ois: pointer to an array of omap_hwmod_ocp_if to register
  2618. *
  2619. * Intended to be called early in boot before the clock framework is
  2620. * initialized. If @ois is not null, will register all omap_hwmods
  2621. * listed in @ois that are valid for this chip. Returns -EINVAL if
  2622. * omap_hwmod_init() hasn't been called before calling this function,
  2623. * -ENOMEM if the link memory area can't be allocated, or 0 upon
  2624. * success.
  2625. */
  2626. int __init omap_hwmod_register_links(struct omap_hwmod_ocp_if **ois)
  2627. {
  2628. int r, i;
  2629. if (!inited)
  2630. return -EINVAL;
  2631. if (!ois)
  2632. return 0;
  2633. if (!linkspace) {
  2634. if (_alloc_linkspace(ois)) {
  2635. pr_err("omap_hwmod: could not allocate link space\n");
  2636. return -ENOMEM;
  2637. }
  2638. }
  2639. i = 0;
  2640. do {
  2641. r = _register_link(ois[i]);
  2642. WARN(r && r != -EEXIST,
  2643. "omap_hwmod: _register_link(%s -> %s) returned %d\n",
  2644. ois[i]->master->name, ois[i]->slave->name, r);
  2645. } while (ois[++i]);
  2646. return 0;
  2647. }
  2648. /**
  2649. * _ensure_mpu_hwmod_is_setup - ensure the MPU SS hwmod is init'ed and set up
  2650. * @oh: pointer to the hwmod currently being set up (usually not the MPU)
  2651. *
  2652. * If the hwmod data corresponding to the MPU subsystem IP block
  2653. * hasn't been initialized and set up yet, do so now. This must be
  2654. * done first since sleep dependencies may be added from other hwmods
  2655. * to the MPU. Intended to be called only by omap_hwmod_setup*(). No
  2656. * return value.
  2657. */
  2658. static void __init _ensure_mpu_hwmod_is_setup(struct omap_hwmod *oh)
  2659. {
  2660. if (!mpu_oh || mpu_oh->_state == _HWMOD_STATE_UNKNOWN)
  2661. pr_err("omap_hwmod: %s: MPU initiator hwmod %s not yet registered\n",
  2662. __func__, MPU_INITIATOR_NAME);
  2663. else if (mpu_oh->_state == _HWMOD_STATE_REGISTERED && oh != mpu_oh)
  2664. omap_hwmod_setup_one(MPU_INITIATOR_NAME);
  2665. }
  2666. /**
  2667. * omap_hwmod_setup_one - set up a single hwmod
  2668. * @oh_name: const char * name of the already-registered hwmod to set up
  2669. *
  2670. * Initialize and set up a single hwmod. Intended to be used for a
  2671. * small number of early devices, such as the timer IP blocks used for
  2672. * the scheduler clock. Must be called after omap2_clk_init().
  2673. * Resolves the struct clk names to struct clk pointers for each
  2674. * registered omap_hwmod. Also calls _setup() on each hwmod. Returns
  2675. * -EINVAL upon error or 0 upon success.
  2676. */
  2677. int __init omap_hwmod_setup_one(const char *oh_name)
  2678. {
  2679. struct omap_hwmod *oh;
  2680. pr_debug("omap_hwmod: %s: %s\n", oh_name, __func__);
  2681. oh = _lookup(oh_name);
  2682. if (!oh) {
  2683. WARN(1, "omap_hwmod: %s: hwmod not yet registered\n", oh_name);
  2684. return -EINVAL;
  2685. }
  2686. _ensure_mpu_hwmod_is_setup(oh);
  2687. _init(oh, NULL);
  2688. _setup(oh, NULL);
  2689. return 0;
  2690. }
  2691. /**
  2692. * omap_hwmod_setup_all - set up all registered IP blocks
  2693. *
  2694. * Initialize and set up all IP blocks registered with the hwmod code.
  2695. * Must be called after omap2_clk_init(). Resolves the struct clk
  2696. * names to struct clk pointers for each registered omap_hwmod. Also
  2697. * calls _setup() on each hwmod. Returns 0 upon success.
  2698. */
  2699. static int __init omap_hwmod_setup_all(void)
  2700. {
  2701. _ensure_mpu_hwmod_is_setup(NULL);
  2702. omap_hwmod_for_each(_init, NULL);
  2703. omap_hwmod_for_each(_setup, NULL);
  2704. return 0;
  2705. }
  2706. core_initcall(omap_hwmod_setup_all);
  2707. /**
  2708. * omap_hwmod_enable - enable an omap_hwmod
  2709. * @oh: struct omap_hwmod *
  2710. *
  2711. * Enable an omap_hwmod @oh. Intended to be called by omap_device_enable().
  2712. * Returns -EINVAL on error or passes along the return value from _enable().
  2713. */
  2714. int omap_hwmod_enable(struct omap_hwmod *oh)
  2715. {
  2716. int r;
  2717. unsigned long flags;
  2718. if (!oh)
  2719. return -EINVAL;
  2720. spin_lock_irqsave(&oh->_lock, flags);
  2721. r = _enable(oh);
  2722. spin_unlock_irqrestore(&oh->_lock, flags);
  2723. return r;
  2724. }
  2725. /**
  2726. * omap_hwmod_idle - idle an omap_hwmod
  2727. * @oh: struct omap_hwmod *
  2728. *
  2729. * Idle an omap_hwmod @oh. Intended to be called by omap_device_idle().
  2730. * Returns -EINVAL on error or passes along the return value from _idle().
  2731. */
  2732. int omap_hwmod_idle(struct omap_hwmod *oh)
  2733. {
  2734. unsigned long flags;
  2735. if (!oh)
  2736. return -EINVAL;
  2737. spin_lock_irqsave(&oh->_lock, flags);
  2738. _idle(oh);
  2739. spin_unlock_irqrestore(&oh->_lock, flags);
  2740. return 0;
  2741. }
  2742. /**
  2743. * omap_hwmod_shutdown - shutdown an omap_hwmod
  2744. * @oh: struct omap_hwmod *
  2745. *
  2746. * Shutdown an omap_hwmod @oh. Intended to be called by
  2747. * omap_device_shutdown(). Returns -EINVAL on error or passes along
  2748. * the return value from _shutdown().
  2749. */
  2750. int omap_hwmod_shutdown(struct omap_hwmod *oh)
  2751. {
  2752. unsigned long flags;
  2753. if (!oh)
  2754. return -EINVAL;
  2755. spin_lock_irqsave(&oh->_lock, flags);
  2756. _shutdown(oh);
  2757. spin_unlock_irqrestore(&oh->_lock, flags);
  2758. return 0;
  2759. }
  2760. /**
  2761. * omap_hwmod_enable_clocks - enable main_clk, all interface clocks
  2762. * @oh: struct omap_hwmod *oh
  2763. *
  2764. * Intended to be called by the omap_device code.
  2765. */
  2766. int omap_hwmod_enable_clocks(struct omap_hwmod *oh)
  2767. {
  2768. unsigned long flags;
  2769. spin_lock_irqsave(&oh->_lock, flags);
  2770. _enable_clocks(oh);
  2771. spin_unlock_irqrestore(&oh->_lock, flags);
  2772. return 0;
  2773. }
  2774. /**
  2775. * omap_hwmod_disable_clocks - disable main_clk, all interface clocks
  2776. * @oh: struct omap_hwmod *oh
  2777. *
  2778. * Intended to be called by the omap_device code.
  2779. */
  2780. int omap_hwmod_disable_clocks(struct omap_hwmod *oh)
  2781. {
  2782. unsigned long flags;
  2783. spin_lock_irqsave(&oh->_lock, flags);
  2784. _disable_clocks(oh);
  2785. spin_unlock_irqrestore(&oh->_lock, flags);
  2786. return 0;
  2787. }
  2788. /**
  2789. * omap_hwmod_ocp_barrier - wait for posted writes against the hwmod to complete
  2790. * @oh: struct omap_hwmod *oh
  2791. *
  2792. * Intended to be called by drivers and core code when all posted
  2793. * writes to a device must complete before continuing further
  2794. * execution (for example, after clearing some device IRQSTATUS
  2795. * register bits)
  2796. *
  2797. * XXX what about targets with multiple OCP threads?
  2798. */
  2799. void omap_hwmod_ocp_barrier(struct omap_hwmod *oh)
  2800. {
  2801. BUG_ON(!oh);
  2802. if (!oh->class->sysc || !oh->class->sysc->sysc_flags) {
  2803. WARN(1, "omap_device: %s: OCP barrier impossible due to device configuration\n",
  2804. oh->name);
  2805. return;
  2806. }
  2807. /*
  2808. * Forces posted writes to complete on the OCP thread handling
  2809. * register writes
  2810. */
  2811. omap_hwmod_read(oh, oh->class->sysc->sysc_offs);
  2812. }
  2813. /**
  2814. * omap_hwmod_reset - reset the hwmod
  2815. * @oh: struct omap_hwmod *
  2816. *
  2817. * Under some conditions, a driver may wish to reset the entire device.
  2818. * Called from omap_device code. Returns -EINVAL on error or passes along
  2819. * the return value from _reset().
  2820. */
  2821. int omap_hwmod_reset(struct omap_hwmod *oh)
  2822. {
  2823. int r;
  2824. unsigned long flags;
  2825. if (!oh)
  2826. return -EINVAL;
  2827. spin_lock_irqsave(&oh->_lock, flags);
  2828. r = _reset(oh);
  2829. spin_unlock_irqrestore(&oh->_lock, flags);
  2830. return r;
  2831. }
  2832. /*
  2833. * IP block data retrieval functions
  2834. */
  2835. /**
  2836. * omap_hwmod_count_resources - count number of struct resources needed by hwmod
  2837. * @oh: struct omap_hwmod *
  2838. * @res: pointer to the first element of an array of struct resource to fill
  2839. *
  2840. * Count the number of struct resource array elements necessary to
  2841. * contain omap_hwmod @oh resources. Intended to be called by code
  2842. * that registers omap_devices. Intended to be used to determine the
  2843. * size of a dynamically-allocated struct resource array, before
  2844. * calling omap_hwmod_fill_resources(). Returns the number of struct
  2845. * resource array elements needed.
  2846. *
  2847. * XXX This code is not optimized. It could attempt to merge adjacent
  2848. * resource IDs.
  2849. *
  2850. */
  2851. int omap_hwmod_count_resources(struct omap_hwmod *oh)
  2852. {
  2853. struct omap_hwmod_ocp_if *os;
  2854. struct list_head *p;
  2855. int ret;
  2856. int i = 0;
  2857. ret = _count_mpu_irqs(oh) + _count_sdma_reqs(oh);
  2858. p = oh->slave_ports.next;
  2859. while (i < oh->slaves_cnt) {
  2860. os = _fetch_next_ocp_if(&p, &i);
  2861. ret += _count_ocp_if_addr_spaces(os);
  2862. }
  2863. return ret;
  2864. }
  2865. /**
  2866. * omap_hwmod_fill_resources - fill struct resource array with hwmod data
  2867. * @oh: struct omap_hwmod *
  2868. * @res: pointer to the first element of an array of struct resource to fill
  2869. *
  2870. * Fill the struct resource array @res with resource data from the
  2871. * omap_hwmod @oh. Intended to be called by code that registers
  2872. * omap_devices. See also omap_hwmod_count_resources(). Returns the
  2873. * number of array elements filled.
  2874. */
  2875. int omap_hwmod_fill_resources(struct omap_hwmod *oh, struct resource *res)
  2876. {
  2877. struct omap_hwmod_ocp_if *os;
  2878. struct list_head *p;
  2879. int i, j, mpu_irqs_cnt, sdma_reqs_cnt, addr_cnt;
  2880. int r = 0;
  2881. /* For each IRQ, DMA, memory area, fill in array.*/
  2882. mpu_irqs_cnt = _count_mpu_irqs(oh);
  2883. for (i = 0; i < mpu_irqs_cnt; i++) {
  2884. (res + r)->name = (oh->mpu_irqs + i)->name;
  2885. (res + r)->start = (oh->mpu_irqs + i)->irq;
  2886. (res + r)->end = (oh->mpu_irqs + i)->irq;
  2887. (res + r)->flags = IORESOURCE_IRQ;
  2888. r++;
  2889. }
  2890. sdma_reqs_cnt = _count_sdma_reqs(oh);
  2891. for (i = 0; i < sdma_reqs_cnt; i++) {
  2892. (res + r)->name = (oh->sdma_reqs + i)->name;
  2893. (res + r)->start = (oh->sdma_reqs + i)->dma_req;
  2894. (res + r)->end = (oh->sdma_reqs + i)->dma_req;
  2895. (res + r)->flags = IORESOURCE_DMA;
  2896. r++;
  2897. }
  2898. p = oh->slave_ports.next;
  2899. i = 0;
  2900. while (i < oh->slaves_cnt) {
  2901. os = _fetch_next_ocp_if(&p, &i);
  2902. addr_cnt = _count_ocp_if_addr_spaces(os);
  2903. for (j = 0; j < addr_cnt; j++) {
  2904. (res + r)->name = (os->addr + j)->name;
  2905. (res + r)->start = (os->addr + j)->pa_start;
  2906. (res + r)->end = (os->addr + j)->pa_end;
  2907. (res + r)->flags = IORESOURCE_MEM;
  2908. r++;
  2909. }
  2910. }
  2911. return r;
  2912. }
  2913. /**
  2914. * omap_hwmod_fill_dma_resources - fill struct resource array with dma data
  2915. * @oh: struct omap_hwmod *
  2916. * @res: pointer to the array of struct resource to fill
  2917. *
  2918. * Fill the struct resource array @res with dma resource data from the
  2919. * omap_hwmod @oh. Intended to be called by code that registers
  2920. * omap_devices. See also omap_hwmod_count_resources(). Returns the
  2921. * number of array elements filled.
  2922. */
  2923. int omap_hwmod_fill_dma_resources(struct omap_hwmod *oh, struct resource *res)
  2924. {
  2925. int i, sdma_reqs_cnt;
  2926. int r = 0;
  2927. sdma_reqs_cnt = _count_sdma_reqs(oh);
  2928. for (i = 0; i < sdma_reqs_cnt; i++) {
  2929. (res + r)->name = (oh->sdma_reqs + i)->name;
  2930. (res + r)->start = (oh->sdma_reqs + i)->dma_req;
  2931. (res + r)->end = (oh->sdma_reqs + i)->dma_req;
  2932. (res + r)->flags = IORESOURCE_DMA;
  2933. r++;
  2934. }
  2935. return r;
  2936. }
  2937. /**
  2938. * omap_hwmod_get_resource_byname - fetch IP block integration data by name
  2939. * @oh: struct omap_hwmod * to operate on
  2940. * @type: one of the IORESOURCE_* constants from include/linux/ioport.h
  2941. * @name: pointer to the name of the data to fetch (optional)
  2942. * @rsrc: pointer to a struct resource, allocated by the caller
  2943. *
  2944. * Retrieve MPU IRQ, SDMA request line, or address space start/end
  2945. * data for the IP block pointed to by @oh. The data will be filled
  2946. * into a struct resource record pointed to by @rsrc. The struct
  2947. * resource must be allocated by the caller. When @name is non-null,
  2948. * the data associated with the matching entry in the IRQ/SDMA/address
  2949. * space hwmod data arrays will be returned. If @name is null, the
  2950. * first array entry will be returned. Data order is not meaningful
  2951. * in hwmod data, so callers are strongly encouraged to use a non-null
  2952. * @name whenever possible to avoid unpredictable effects if hwmod
  2953. * data is later added that causes data ordering to change. This
  2954. * function is only intended for use by OMAP core code. Device
  2955. * drivers should not call this function - the appropriate bus-related
  2956. * data accessor functions should be used instead. Returns 0 upon
  2957. * success or a negative error code upon error.
  2958. */
  2959. int omap_hwmod_get_resource_byname(struct omap_hwmod *oh, unsigned int type,
  2960. const char *name, struct resource *rsrc)
  2961. {
  2962. int r;
  2963. unsigned int irq, dma;
  2964. u32 pa_start, pa_end;
  2965. if (!oh || !rsrc)
  2966. return -EINVAL;
  2967. if (type == IORESOURCE_IRQ) {
  2968. r = _get_mpu_irq_by_name(oh, name, &irq);
  2969. if (r)
  2970. return r;
  2971. rsrc->start = irq;
  2972. rsrc->end = irq;
  2973. } else if (type == IORESOURCE_DMA) {
  2974. r = _get_sdma_req_by_name(oh, name, &dma);
  2975. if (r)
  2976. return r;
  2977. rsrc->start = dma;
  2978. rsrc->end = dma;
  2979. } else if (type == IORESOURCE_MEM) {
  2980. r = _get_addr_space_by_name(oh, name, &pa_start, &pa_end);
  2981. if (r)
  2982. return r;
  2983. rsrc->start = pa_start;
  2984. rsrc->end = pa_end;
  2985. } else {
  2986. return -EINVAL;
  2987. }
  2988. rsrc->flags = type;
  2989. rsrc->name = name;
  2990. return 0;
  2991. }
  2992. /**
  2993. * omap_hwmod_get_pwrdm - return pointer to this module's main powerdomain
  2994. * @oh: struct omap_hwmod *
  2995. *
  2996. * Return the powerdomain pointer associated with the OMAP module
  2997. * @oh's main clock. If @oh does not have a main clk, return the
  2998. * powerdomain associated with the interface clock associated with the
  2999. * module's MPU port. (XXX Perhaps this should use the SDMA port
  3000. * instead?) Returns NULL on error, or a struct powerdomain * on
  3001. * success.
  3002. */
  3003. struct powerdomain *omap_hwmod_get_pwrdm(struct omap_hwmod *oh)
  3004. {
  3005. struct clk *c;
  3006. struct omap_hwmod_ocp_if *oi;
  3007. if (!oh)
  3008. return NULL;
  3009. if (oh->_clk) {
  3010. c = oh->_clk;
  3011. } else {
  3012. oi = _find_mpu_rt_port(oh);
  3013. if (!oi)
  3014. return NULL;
  3015. c = oi->_clk;
  3016. }
  3017. if (!c->clkdm)
  3018. return NULL;
  3019. return c->clkdm->pwrdm.ptr;
  3020. }
  3021. /**
  3022. * omap_hwmod_get_mpu_rt_va - return the module's base address (for the MPU)
  3023. * @oh: struct omap_hwmod *
  3024. *
  3025. * Returns the virtual address corresponding to the beginning of the
  3026. * module's register target, in the address range that is intended to
  3027. * be used by the MPU. Returns the virtual address upon success or NULL
  3028. * upon error.
  3029. */
  3030. void __iomem *omap_hwmod_get_mpu_rt_va(struct omap_hwmod *oh)
  3031. {
  3032. if (!oh)
  3033. return NULL;
  3034. if (oh->_int_flags & _HWMOD_NO_MPU_PORT)
  3035. return NULL;
  3036. if (oh->_state == _HWMOD_STATE_UNKNOWN)
  3037. return NULL;
  3038. return oh->_mpu_rt_va;
  3039. }
  3040. /**
  3041. * omap_hwmod_add_initiator_dep - add sleepdep from @init_oh to @oh
  3042. * @oh: struct omap_hwmod *
  3043. * @init_oh: struct omap_hwmod * (initiator)
  3044. *
  3045. * Add a sleep dependency between the initiator @init_oh and @oh.
  3046. * Intended to be called by DSP/Bridge code via platform_data for the
  3047. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  3048. * code needs to add/del initiator dependencies dynamically
  3049. * before/after accessing a device. Returns the return value from
  3050. * _add_initiator_dep().
  3051. *
  3052. * XXX Keep a usecount in the clockdomain code
  3053. */
  3054. int omap_hwmod_add_initiator_dep(struct omap_hwmod *oh,
  3055. struct omap_hwmod *init_oh)
  3056. {
  3057. return _add_initiator_dep(oh, init_oh);
  3058. }
  3059. /*
  3060. * XXX what about functions for drivers to save/restore ocp_sysconfig
  3061. * for context save/restore operations?
  3062. */
  3063. /**
  3064. * omap_hwmod_del_initiator_dep - remove sleepdep from @init_oh to @oh
  3065. * @oh: struct omap_hwmod *
  3066. * @init_oh: struct omap_hwmod * (initiator)
  3067. *
  3068. * Remove a sleep dependency between the initiator @init_oh and @oh.
  3069. * Intended to be called by DSP/Bridge code via platform_data for the
  3070. * DSP case; and by the DMA code in the sDMA case. DMA code, *Bridge
  3071. * code needs to add/del initiator dependencies dynamically
  3072. * before/after accessing a device. Returns the return value from
  3073. * _del_initiator_dep().
  3074. *
  3075. * XXX Keep a usecount in the clockdomain code
  3076. */
  3077. int omap_hwmod_del_initiator_dep(struct omap_hwmod *oh,
  3078. struct omap_hwmod *init_oh)
  3079. {
  3080. return _del_initiator_dep(oh, init_oh);
  3081. }
  3082. /**
  3083. * omap_hwmod_enable_wakeup - allow device to wake up the system
  3084. * @oh: struct omap_hwmod *
  3085. *
  3086. * Sets the module OCP socket ENAWAKEUP bit to allow the module to
  3087. * send wakeups to the PRCM, and enable I/O ring wakeup events for
  3088. * this IP block if it has dynamic mux entries. Eventually this
  3089. * should set PRCM wakeup registers to cause the PRCM to receive
  3090. * wakeup events from the module. Does not set any wakeup routing
  3091. * registers beyond this point - if the module is to wake up any other
  3092. * module or subsystem, that must be set separately. Called by
  3093. * omap_device code. Returns -EINVAL on error or 0 upon success.
  3094. */
  3095. int omap_hwmod_enable_wakeup(struct omap_hwmod *oh)
  3096. {
  3097. unsigned long flags;
  3098. u32 v;
  3099. spin_lock_irqsave(&oh->_lock, flags);
  3100. if (oh->class->sysc &&
  3101. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  3102. v = oh->_sysc_cache;
  3103. _enable_wakeup(oh, &v);
  3104. _write_sysconfig(v, oh);
  3105. }
  3106. _set_idle_ioring_wakeup(oh, true);
  3107. spin_unlock_irqrestore(&oh->_lock, flags);
  3108. return 0;
  3109. }
  3110. /**
  3111. * omap_hwmod_disable_wakeup - prevent device from waking the system
  3112. * @oh: struct omap_hwmod *
  3113. *
  3114. * Clears the module OCP socket ENAWAKEUP bit to prevent the module
  3115. * from sending wakeups to the PRCM, and disable I/O ring wakeup
  3116. * events for this IP block if it has dynamic mux entries. Eventually
  3117. * this should clear PRCM wakeup registers to cause the PRCM to ignore
  3118. * wakeup events from the module. Does not set any wakeup routing
  3119. * registers beyond this point - if the module is to wake up any other
  3120. * module or subsystem, that must be set separately. Called by
  3121. * omap_device code. Returns -EINVAL on error or 0 upon success.
  3122. */
  3123. int omap_hwmod_disable_wakeup(struct omap_hwmod *oh)
  3124. {
  3125. unsigned long flags;
  3126. u32 v;
  3127. spin_lock_irqsave(&oh->_lock, flags);
  3128. if (oh->class->sysc &&
  3129. (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) {
  3130. v = oh->_sysc_cache;
  3131. _disable_wakeup(oh, &v);
  3132. _write_sysconfig(v, oh);
  3133. }
  3134. _set_idle_ioring_wakeup(oh, false);
  3135. spin_unlock_irqrestore(&oh->_lock, flags);
  3136. return 0;
  3137. }
  3138. /**
  3139. * omap_hwmod_assert_hardreset - assert the HW reset line of submodules
  3140. * contained in the hwmod module.
  3141. * @oh: struct omap_hwmod *
  3142. * @name: name of the reset line to lookup and assert
  3143. *
  3144. * Some IP like dsp, ipu or iva contain processor that require
  3145. * an HW reset line to be assert / deassert in order to enable fully
  3146. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  3147. * yet supported on this OMAP; otherwise, passes along the return value
  3148. * from _assert_hardreset().
  3149. */
  3150. int omap_hwmod_assert_hardreset(struct omap_hwmod *oh, const char *name)
  3151. {
  3152. int ret;
  3153. unsigned long flags;
  3154. if (!oh)
  3155. return -EINVAL;
  3156. spin_lock_irqsave(&oh->_lock, flags);
  3157. ret = _assert_hardreset(oh, name);
  3158. spin_unlock_irqrestore(&oh->_lock, flags);
  3159. return ret;
  3160. }
  3161. /**
  3162. * omap_hwmod_deassert_hardreset - deassert the HW reset line of submodules
  3163. * contained in the hwmod module.
  3164. * @oh: struct omap_hwmod *
  3165. * @name: name of the reset line to look up and deassert
  3166. *
  3167. * Some IP like dsp, ipu or iva contain processor that require
  3168. * an HW reset line to be assert / deassert in order to enable fully
  3169. * the IP. Returns -EINVAL if @oh is null or if the operation is not
  3170. * yet supported on this OMAP; otherwise, passes along the return value
  3171. * from _deassert_hardreset().
  3172. */
  3173. int omap_hwmod_deassert_hardreset(struct omap_hwmod *oh, const char *name)
  3174. {
  3175. int ret;
  3176. unsigned long flags;
  3177. if (!oh)
  3178. return -EINVAL;
  3179. spin_lock_irqsave(&oh->_lock, flags);
  3180. ret = _deassert_hardreset(oh, name);
  3181. spin_unlock_irqrestore(&oh->_lock, flags);
  3182. return ret;
  3183. }
  3184. /**
  3185. * omap_hwmod_read_hardreset - read the HW reset line state of submodules
  3186. * contained in the hwmod module
  3187. * @oh: struct omap_hwmod *
  3188. * @name: name of the reset line to look up and read
  3189. *
  3190. * Return the current state of the hwmod @oh's reset line named @name:
  3191. * returns -EINVAL upon parameter error or if this operation
  3192. * is unsupported on the current OMAP; otherwise, passes along the return
  3193. * value from _read_hardreset().
  3194. */
  3195. int omap_hwmod_read_hardreset(struct omap_hwmod *oh, const char *name)
  3196. {
  3197. int ret;
  3198. unsigned long flags;
  3199. if (!oh)
  3200. return -EINVAL;
  3201. spin_lock_irqsave(&oh->_lock, flags);
  3202. ret = _read_hardreset(oh, name);
  3203. spin_unlock_irqrestore(&oh->_lock, flags);
  3204. return ret;
  3205. }
  3206. /**
  3207. * omap_hwmod_for_each_by_class - call @fn for each hwmod of class @classname
  3208. * @classname: struct omap_hwmod_class name to search for
  3209. * @fn: callback function pointer to call for each hwmod in class @classname
  3210. * @user: arbitrary context data to pass to the callback function
  3211. *
  3212. * For each omap_hwmod of class @classname, call @fn.
  3213. * If the callback function returns something other than
  3214. * zero, the iterator is terminated, and the callback function's return
  3215. * value is passed back to the caller. Returns 0 upon success, -EINVAL
  3216. * if @classname or @fn are NULL, or passes back the error code from @fn.
  3217. */
  3218. int omap_hwmod_for_each_by_class(const char *classname,
  3219. int (*fn)(struct omap_hwmod *oh,
  3220. void *user),
  3221. void *user)
  3222. {
  3223. struct omap_hwmod *temp_oh;
  3224. int ret = 0;
  3225. if (!classname || !fn)
  3226. return -EINVAL;
  3227. pr_debug("omap_hwmod: %s: looking for modules of class %s\n",
  3228. __func__, classname);
  3229. list_for_each_entry(temp_oh, &omap_hwmod_list, node) {
  3230. if (!strcmp(temp_oh->class->name, classname)) {
  3231. pr_debug("omap_hwmod: %s: %s: calling callback fn\n",
  3232. __func__, temp_oh->name);
  3233. ret = (*fn)(temp_oh, user);
  3234. if (ret)
  3235. break;
  3236. }
  3237. }
  3238. if (ret)
  3239. pr_debug("omap_hwmod: %s: iterator terminated early: %d\n",
  3240. __func__, ret);
  3241. return ret;
  3242. }
  3243. /**
  3244. * omap_hwmod_set_postsetup_state - set the post-_setup() state for this hwmod
  3245. * @oh: struct omap_hwmod *
  3246. * @state: state that _setup() should leave the hwmod in
  3247. *
  3248. * Sets the hwmod state that @oh will enter at the end of _setup()
  3249. * (called by omap_hwmod_setup_*()). See also the documentation
  3250. * for _setup_postsetup(), above. Returns 0 upon success or
  3251. * -EINVAL if there is a problem with the arguments or if the hwmod is
  3252. * in the wrong state.
  3253. */
  3254. int omap_hwmod_set_postsetup_state(struct omap_hwmod *oh, u8 state)
  3255. {
  3256. int ret;
  3257. unsigned long flags;
  3258. if (!oh)
  3259. return -EINVAL;
  3260. if (state != _HWMOD_STATE_DISABLED &&
  3261. state != _HWMOD_STATE_ENABLED &&
  3262. state != _HWMOD_STATE_IDLE)
  3263. return -EINVAL;
  3264. spin_lock_irqsave(&oh->_lock, flags);
  3265. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  3266. ret = -EINVAL;
  3267. goto ohsps_unlock;
  3268. }
  3269. oh->_postsetup_state = state;
  3270. ret = 0;
  3271. ohsps_unlock:
  3272. spin_unlock_irqrestore(&oh->_lock, flags);
  3273. return ret;
  3274. }
  3275. /**
  3276. * omap_hwmod_get_context_loss_count - get lost context count
  3277. * @oh: struct omap_hwmod *
  3278. *
  3279. * Query the powerdomain of of @oh to get the context loss
  3280. * count for this device.
  3281. *
  3282. * Returns the context loss count of the powerdomain assocated with @oh
  3283. * upon success, or zero if no powerdomain exists for @oh.
  3284. */
  3285. int omap_hwmod_get_context_loss_count(struct omap_hwmod *oh)
  3286. {
  3287. struct powerdomain *pwrdm;
  3288. int ret = 0;
  3289. pwrdm = omap_hwmod_get_pwrdm(oh);
  3290. if (pwrdm)
  3291. ret = pwrdm_get_context_loss_count(pwrdm);
  3292. return ret;
  3293. }
  3294. /**
  3295. * omap_hwmod_no_setup_reset - prevent a hwmod from being reset upon setup
  3296. * @oh: struct omap_hwmod *
  3297. *
  3298. * Prevent the hwmod @oh from being reset during the setup process.
  3299. * Intended for use by board-*.c files on boards with devices that
  3300. * cannot tolerate being reset. Must be called before the hwmod has
  3301. * been set up. Returns 0 upon success or negative error code upon
  3302. * failure.
  3303. */
  3304. int omap_hwmod_no_setup_reset(struct omap_hwmod *oh)
  3305. {
  3306. if (!oh)
  3307. return -EINVAL;
  3308. if (oh->_state != _HWMOD_STATE_REGISTERED) {
  3309. pr_err("omap_hwmod: %s: cannot prevent setup reset; in wrong state\n",
  3310. oh->name);
  3311. return -EINVAL;
  3312. }
  3313. oh->flags |= HWMOD_INIT_NO_RESET;
  3314. return 0;
  3315. }
  3316. /**
  3317. * omap_hwmod_pad_route_irq - route an I/O pad wakeup to a particular MPU IRQ
  3318. * @oh: struct omap_hwmod * containing hwmod mux entries
  3319. * @pad_idx: array index in oh->mux of the hwmod mux entry to route wakeup
  3320. * @irq_idx: the hwmod mpu_irqs array index of the IRQ to trigger on wakeup
  3321. *
  3322. * When an I/O pad wakeup arrives for the dynamic or wakeup hwmod mux
  3323. * entry number @pad_idx for the hwmod @oh, trigger the interrupt
  3324. * service routine for the hwmod's mpu_irqs array index @irq_idx. If
  3325. * this function is not called for a given pad_idx, then the ISR
  3326. * associated with @oh's first MPU IRQ will be triggered when an I/O
  3327. * pad wakeup occurs on that pad. Note that @pad_idx is the index of
  3328. * the _dynamic or wakeup_ entry: if there are other entries not
  3329. * marked with OMAP_DEVICE_PAD_WAKEUP or OMAP_DEVICE_PAD_REMUX, these
  3330. * entries are NOT COUNTED in the dynamic pad index. This function
  3331. * must be called separately for each pad that requires its interrupt
  3332. * to be re-routed this way. Returns -EINVAL if there is an argument
  3333. * problem or if @oh does not have hwmod mux entries or MPU IRQs;
  3334. * returns -ENOMEM if memory cannot be allocated; or 0 upon success.
  3335. *
  3336. * XXX This function interface is fragile. Rather than using array
  3337. * indexes, which are subject to unpredictable change, it should be
  3338. * using hwmod IRQ names, and some other stable key for the hwmod mux
  3339. * pad records.
  3340. */
  3341. int omap_hwmod_pad_route_irq(struct omap_hwmod *oh, int pad_idx, int irq_idx)
  3342. {
  3343. int nr_irqs;
  3344. might_sleep();
  3345. if (!oh || !oh->mux || !oh->mpu_irqs || pad_idx < 0 ||
  3346. pad_idx >= oh->mux->nr_pads_dynamic)
  3347. return -EINVAL;
  3348. /* Check the number of available mpu_irqs */
  3349. for (nr_irqs = 0; oh->mpu_irqs[nr_irqs].irq >= 0; nr_irqs++)
  3350. ;
  3351. if (irq_idx >= nr_irqs)
  3352. return -EINVAL;
  3353. if (!oh->mux->irqs) {
  3354. /* XXX What frees this? */
  3355. oh->mux->irqs = kzalloc(sizeof(int) * oh->mux->nr_pads_dynamic,
  3356. GFP_KERNEL);
  3357. if (!oh->mux->irqs)
  3358. return -ENOMEM;
  3359. }
  3360. oh->mux->irqs[pad_idx] = irq_idx;
  3361. return 0;
  3362. }
  3363. /**
  3364. * omap_hwmod_init - initialize the hwmod code
  3365. *
  3366. * Sets up some function pointers needed by the hwmod code to operate on the
  3367. * currently-booted SoC. Intended to be called once during kernel init
  3368. * before any hwmods are registered. No return value.
  3369. */
  3370. void __init omap_hwmod_init(void)
  3371. {
  3372. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  3373. soc_ops.wait_target_ready = _omap2_wait_target_ready;
  3374. soc_ops.assert_hardreset = _omap2_assert_hardreset;
  3375. soc_ops.deassert_hardreset = _omap2_deassert_hardreset;
  3376. soc_ops.is_hardreset_asserted = _omap2_is_hardreset_asserted;
  3377. } else if (cpu_is_omap44xx() || soc_is_omap54xx()) {
  3378. soc_ops.enable_module = _omap4_enable_module;
  3379. soc_ops.disable_module = _omap4_disable_module;
  3380. soc_ops.wait_target_ready = _omap4_wait_target_ready;
  3381. soc_ops.assert_hardreset = _omap4_assert_hardreset;
  3382. soc_ops.deassert_hardreset = _omap4_deassert_hardreset;
  3383. soc_ops.is_hardreset_asserted = _omap4_is_hardreset_asserted;
  3384. soc_ops.init_clkdm = _init_clkdm;
  3385. } else if (soc_is_am33xx()) {
  3386. soc_ops.enable_module = _am33xx_enable_module;
  3387. soc_ops.disable_module = _am33xx_disable_module;
  3388. soc_ops.wait_target_ready = _am33xx_wait_target_ready;
  3389. soc_ops.assert_hardreset = _am33xx_assert_hardreset;
  3390. soc_ops.deassert_hardreset = _am33xx_deassert_hardreset;
  3391. soc_ops.is_hardreset_asserted = _am33xx_is_hardreset_asserted;
  3392. soc_ops.init_clkdm = _init_clkdm;
  3393. } else {
  3394. WARN(1, "omap_hwmod: unknown SoC type\n");
  3395. }
  3396. inited = true;
  3397. }
  3398. /**
  3399. * omap_hwmod_get_main_clk - get pointer to main clock name
  3400. * @oh: struct omap_hwmod *
  3401. *
  3402. * Returns the main clock name assocated with @oh upon success,
  3403. * or NULL if @oh is NULL.
  3404. */
  3405. const char *omap_hwmod_get_main_clk(struct omap_hwmod *oh)
  3406. {
  3407. if (!oh)
  3408. return NULL;
  3409. return oh->main_clk;
  3410. }