qeth_main.c 232 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861
  1. /*
  2. * linux/drivers/s390/net/qeth_main.c
  3. *
  4. * Linux on zSeries OSA Express and HiperSockets support
  5. *
  6. * Copyright 2000,2003 IBM Corporation
  7. *
  8. * Author(s): Original Code written by
  9. * Utz Bacher (utz.bacher@de.ibm.com)
  10. * Rewritten by
  11. * Frank Pavlic (fpavlic@de.ibm.com) and
  12. * Thomas Spatzier <tspat@de.ibm.com>
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by
  16. * the Free Software Foundation; either version 2, or (at your option)
  17. * any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful,
  20. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. * GNU General Public License for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, write to the Free Software
  26. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  27. */
  28. #include <linux/module.h>
  29. #include <linux/moduleparam.h>
  30. #include <linux/string.h>
  31. #include <linux/errno.h>
  32. #include <linux/mm.h>
  33. #include <linux/ip.h>
  34. #include <linux/inetdevice.h>
  35. #include <linux/netdevice.h>
  36. #include <linux/sched.h>
  37. #include <linux/workqueue.h>
  38. #include <linux/kernel.h>
  39. #include <linux/slab.h>
  40. #include <linux/interrupt.h>
  41. #include <linux/tcp.h>
  42. #include <linux/icmp.h>
  43. #include <linux/skbuff.h>
  44. #include <linux/in.h>
  45. #include <linux/igmp.h>
  46. #include <linux/init.h>
  47. #include <linux/reboot.h>
  48. #include <linux/mii.h>
  49. #include <linux/rcupdate.h>
  50. #include <linux/ethtool.h>
  51. #include <net/arp.h>
  52. #include <net/ip.h>
  53. #include <net/route.h>
  54. #include <asm/ebcdic.h>
  55. #include <asm/io.h>
  56. #include <asm/qeth.h>
  57. #include <asm/timex.h>
  58. #include <asm/semaphore.h>
  59. #include <asm/uaccess.h>
  60. #include <asm/s390_rdev.h>
  61. #include "qeth.h"
  62. #include "qeth_mpc.h"
  63. #include "qeth_fs.h"
  64. #include "qeth_eddp.h"
  65. #include "qeth_tso.h"
  66. static const char *version = "qeth S/390 OSA-Express driver";
  67. /**
  68. * Debug Facility Stuff
  69. */
  70. static debug_info_t *qeth_dbf_setup = NULL;
  71. static debug_info_t *qeth_dbf_data = NULL;
  72. static debug_info_t *qeth_dbf_misc = NULL;
  73. static debug_info_t *qeth_dbf_control = NULL;
  74. debug_info_t *qeth_dbf_trace = NULL;
  75. static debug_info_t *qeth_dbf_sense = NULL;
  76. static debug_info_t *qeth_dbf_qerr = NULL;
  77. DEFINE_PER_CPU(char[256], qeth_dbf_txt_buf);
  78. static struct lock_class_key qdio_out_skb_queue_key;
  79. /**
  80. * some more definitions and declarations
  81. */
  82. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  83. /* list of our cards */
  84. struct qeth_card_list_struct qeth_card_list;
  85. /*process list want to be notified*/
  86. spinlock_t qeth_notify_lock;
  87. struct list_head qeth_notify_list;
  88. static void qeth_send_control_data_cb(struct qeth_channel *,
  89. struct qeth_cmd_buffer *);
  90. /**
  91. * here we go with function implementation
  92. */
  93. static void
  94. qeth_init_qdio_info(struct qeth_card *card);
  95. static int
  96. qeth_init_qdio_queues(struct qeth_card *card);
  97. static int
  98. qeth_alloc_qdio_buffers(struct qeth_card *card);
  99. static void
  100. qeth_free_qdio_buffers(struct qeth_card *);
  101. static void
  102. qeth_clear_qdio_buffers(struct qeth_card *);
  103. static void
  104. qeth_clear_ip_list(struct qeth_card *, int, int);
  105. static void
  106. qeth_clear_ipacmd_list(struct qeth_card *);
  107. static int
  108. qeth_qdio_clear_card(struct qeth_card *, int);
  109. static void
  110. qeth_clear_working_pool_list(struct qeth_card *);
  111. static void
  112. qeth_clear_cmd_buffers(struct qeth_channel *);
  113. static int
  114. qeth_stop(struct net_device *);
  115. static void
  116. qeth_clear_ipato_list(struct qeth_card *);
  117. static int
  118. qeth_is_addr_covered_by_ipato(struct qeth_card *, struct qeth_ipaddr *);
  119. static void
  120. qeth_irq_tasklet(unsigned long);
  121. static int
  122. qeth_set_online(struct ccwgroup_device *);
  123. static int
  124. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode);
  125. static struct qeth_ipaddr *
  126. qeth_get_addr_buffer(enum qeth_prot_versions);
  127. static void
  128. qeth_set_multicast_list(struct net_device *);
  129. static void
  130. qeth_setadp_promisc_mode(struct qeth_card *);
  131. static void
  132. qeth_notify_processes(void)
  133. {
  134. /*notify all registered processes */
  135. struct qeth_notify_list_struct *n_entry;
  136. QETH_DBF_TEXT(trace,3,"procnoti");
  137. spin_lock(&qeth_notify_lock);
  138. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  139. send_sig(n_entry->signum, n_entry->task, 1);
  140. }
  141. spin_unlock(&qeth_notify_lock);
  142. }
  143. int
  144. qeth_notifier_unregister(struct task_struct *p)
  145. {
  146. struct qeth_notify_list_struct *n_entry, *tmp;
  147. QETH_DBF_TEXT(trace, 2, "notunreg");
  148. spin_lock(&qeth_notify_lock);
  149. list_for_each_entry_safe(n_entry, tmp, &qeth_notify_list, list) {
  150. if (n_entry->task == p) {
  151. list_del(&n_entry->list);
  152. kfree(n_entry);
  153. goto out;
  154. }
  155. }
  156. out:
  157. spin_unlock(&qeth_notify_lock);
  158. return 0;
  159. }
  160. int
  161. qeth_notifier_register(struct task_struct *p, int signum)
  162. {
  163. struct qeth_notify_list_struct *n_entry;
  164. /*check first if entry already exists*/
  165. spin_lock(&qeth_notify_lock);
  166. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  167. if (n_entry->task == p) {
  168. n_entry->signum = signum;
  169. spin_unlock(&qeth_notify_lock);
  170. return 0;
  171. }
  172. }
  173. spin_unlock(&qeth_notify_lock);
  174. n_entry = (struct qeth_notify_list_struct *)
  175. kmalloc(sizeof(struct qeth_notify_list_struct),GFP_KERNEL);
  176. if (!n_entry)
  177. return -ENOMEM;
  178. n_entry->task = p;
  179. n_entry->signum = signum;
  180. spin_lock(&qeth_notify_lock);
  181. list_add(&n_entry->list,&qeth_notify_list);
  182. spin_unlock(&qeth_notify_lock);
  183. return 0;
  184. }
  185. /**
  186. * free channel command buffers
  187. */
  188. static void
  189. qeth_clean_channel(struct qeth_channel *channel)
  190. {
  191. int cnt;
  192. QETH_DBF_TEXT(setup, 2, "freech");
  193. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  194. kfree(channel->iob[cnt].data);
  195. }
  196. /**
  197. * free card
  198. */
  199. static void
  200. qeth_free_card(struct qeth_card *card)
  201. {
  202. QETH_DBF_TEXT(setup, 2, "freecrd");
  203. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  204. qeth_clean_channel(&card->read);
  205. qeth_clean_channel(&card->write);
  206. if (card->dev)
  207. free_netdev(card->dev);
  208. qeth_clear_ip_list(card, 0, 0);
  209. qeth_clear_ipato_list(card);
  210. kfree(card->ip_tbd_list);
  211. qeth_free_qdio_buffers(card);
  212. kfree(card);
  213. }
  214. /**
  215. * alloc memory for command buffer per channel
  216. */
  217. static int
  218. qeth_setup_channel(struct qeth_channel *channel)
  219. {
  220. int cnt;
  221. QETH_DBF_TEXT(setup, 2, "setupch");
  222. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  223. channel->iob[cnt].data = (char *)
  224. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  225. if (channel->iob[cnt].data == NULL)
  226. break;
  227. channel->iob[cnt].state = BUF_STATE_FREE;
  228. channel->iob[cnt].channel = channel;
  229. channel->iob[cnt].callback = qeth_send_control_data_cb;
  230. channel->iob[cnt].rc = 0;
  231. }
  232. if (cnt < QETH_CMD_BUFFER_NO) {
  233. while (cnt-- > 0)
  234. kfree(channel->iob[cnt].data);
  235. return -ENOMEM;
  236. }
  237. channel->buf_no = 0;
  238. channel->io_buf_no = 0;
  239. atomic_set(&channel->irq_pending, 0);
  240. spin_lock_init(&channel->iob_lock);
  241. init_waitqueue_head(&channel->wait_q);
  242. channel->irq_tasklet.data = (unsigned long) channel;
  243. channel->irq_tasklet.func = qeth_irq_tasklet;
  244. return 0;
  245. }
  246. /**
  247. * alloc memory for card structure
  248. */
  249. static struct qeth_card *
  250. qeth_alloc_card(void)
  251. {
  252. struct qeth_card *card;
  253. QETH_DBF_TEXT(setup, 2, "alloccrd");
  254. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  255. if (!card)
  256. return NULL;
  257. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  258. if (qeth_setup_channel(&card->read)) {
  259. kfree(card);
  260. return NULL;
  261. }
  262. if (qeth_setup_channel(&card->write)) {
  263. qeth_clean_channel(&card->read);
  264. kfree(card);
  265. return NULL;
  266. }
  267. return card;
  268. }
  269. static long
  270. __qeth_check_irb_error(struct ccw_device *cdev, unsigned long intparm,
  271. struct irb *irb)
  272. {
  273. if (!IS_ERR(irb))
  274. return 0;
  275. switch (PTR_ERR(irb)) {
  276. case -EIO:
  277. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  278. QETH_DBF_TEXT(trace, 2, "ckirberr");
  279. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  280. break;
  281. case -ETIMEDOUT:
  282. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  283. QETH_DBF_TEXT(trace, 2, "ckirberr");
  284. QETH_DBF_TEXT_(trace, 2, " rc%d", -ETIMEDOUT);
  285. if (intparm == QETH_RCD_PARM) {
  286. struct qeth_card *card = CARD_FROM_CDEV(cdev);
  287. if (card && (card->data.ccwdev == cdev)) {
  288. card->data.state = CH_STATE_DOWN;
  289. wake_up(&card->wait_q);
  290. }
  291. }
  292. break;
  293. default:
  294. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  295. cdev->dev.bus_id);
  296. QETH_DBF_TEXT(trace, 2, "ckirberr");
  297. QETH_DBF_TEXT(trace, 2, " rc???");
  298. }
  299. return PTR_ERR(irb);
  300. }
  301. static int
  302. qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  303. {
  304. int dstat,cstat;
  305. char *sense;
  306. sense = (char *) irb->ecw;
  307. cstat = irb->scsw.cstat;
  308. dstat = irb->scsw.dstat;
  309. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  310. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  311. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  312. QETH_DBF_TEXT(trace,2, "CGENCHK");
  313. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  314. cdev->dev.bus_id, dstat, cstat);
  315. HEXDUMP16(WARN, "irb: ", irb);
  316. HEXDUMP16(WARN, "irb: ", ((char *) irb) + 32);
  317. return 1;
  318. }
  319. if (dstat & DEV_STAT_UNIT_CHECK) {
  320. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  321. SENSE_RESETTING_EVENT_FLAG) {
  322. QETH_DBF_TEXT(trace,2,"REVIND");
  323. return 1;
  324. }
  325. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  326. SENSE_COMMAND_REJECT_FLAG) {
  327. QETH_DBF_TEXT(trace,2,"CMDREJi");
  328. return 0;
  329. }
  330. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  331. QETH_DBF_TEXT(trace,2,"AFFE");
  332. return 1;
  333. }
  334. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  335. QETH_DBF_TEXT(trace,2,"ZEROSEN");
  336. return 0;
  337. }
  338. QETH_DBF_TEXT(trace,2,"DGENCHK");
  339. return 1;
  340. }
  341. return 0;
  342. }
  343. static int qeth_issue_next_read(struct qeth_card *);
  344. /**
  345. * interrupt handler
  346. */
  347. static void
  348. qeth_irq(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  349. {
  350. int rc;
  351. int cstat,dstat;
  352. struct qeth_cmd_buffer *buffer;
  353. struct qeth_channel *channel;
  354. struct qeth_card *card;
  355. QETH_DBF_TEXT(trace,5,"irq");
  356. if (__qeth_check_irb_error(cdev, intparm, irb))
  357. return;
  358. cstat = irb->scsw.cstat;
  359. dstat = irb->scsw.dstat;
  360. card = CARD_FROM_CDEV(cdev);
  361. if (!card)
  362. return;
  363. if (card->read.ccwdev == cdev){
  364. channel = &card->read;
  365. QETH_DBF_TEXT(trace,5,"read");
  366. } else if (card->write.ccwdev == cdev) {
  367. channel = &card->write;
  368. QETH_DBF_TEXT(trace,5,"write");
  369. } else {
  370. channel = &card->data;
  371. QETH_DBF_TEXT(trace,5,"data");
  372. }
  373. atomic_set(&channel->irq_pending, 0);
  374. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  375. channel->state = CH_STATE_STOPPED;
  376. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  377. channel->state = CH_STATE_HALTED;
  378. /*let's wake up immediately on data channel*/
  379. if ((channel == &card->data) && (intparm != 0) &&
  380. (intparm != QETH_RCD_PARM))
  381. goto out;
  382. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  383. QETH_DBF_TEXT(trace, 6, "clrchpar");
  384. /* we don't have to handle this further */
  385. intparm = 0;
  386. }
  387. if (intparm == QETH_HALT_CHANNEL_PARM) {
  388. QETH_DBF_TEXT(trace, 6, "hltchpar");
  389. /* we don't have to handle this further */
  390. intparm = 0;
  391. }
  392. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  393. (dstat & DEV_STAT_UNIT_CHECK) ||
  394. (cstat)) {
  395. if (irb->esw.esw0.erw.cons) {
  396. /* TODO: we should make this s390dbf */
  397. PRINT_WARN("sense data available on channel %s.\n",
  398. CHANNEL_ID(channel));
  399. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  400. HEXDUMP16(WARN,"irb: ",irb);
  401. HEXDUMP16(WARN,"sense data: ",irb->ecw);
  402. }
  403. if (intparm == QETH_RCD_PARM) {
  404. channel->state = CH_STATE_DOWN;
  405. goto out;
  406. }
  407. rc = qeth_get_problem(cdev,irb);
  408. if (rc) {
  409. qeth_schedule_recovery(card);
  410. goto out;
  411. }
  412. }
  413. if (intparm == QETH_RCD_PARM) {
  414. channel->state = CH_STATE_RCD_DONE;
  415. goto out;
  416. }
  417. if (intparm) {
  418. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  419. buffer->state = BUF_STATE_PROCESSED;
  420. }
  421. if (channel == &card->data)
  422. return;
  423. if (channel == &card->read &&
  424. channel->state == CH_STATE_UP)
  425. qeth_issue_next_read(card);
  426. qeth_irq_tasklet((unsigned long)channel);
  427. return;
  428. out:
  429. wake_up(&card->wait_q);
  430. }
  431. /**
  432. * tasklet function scheduled from irq handler
  433. */
  434. static void
  435. qeth_irq_tasklet(unsigned long data)
  436. {
  437. struct qeth_card *card;
  438. struct qeth_channel *channel;
  439. struct qeth_cmd_buffer *iob;
  440. __u8 index;
  441. QETH_DBF_TEXT(trace,5,"irqtlet");
  442. channel = (struct qeth_channel *) data;
  443. iob = channel->iob;
  444. index = channel->buf_no;
  445. card = CARD_FROM_CDEV(channel->ccwdev);
  446. while (iob[index].state == BUF_STATE_PROCESSED) {
  447. if (iob[index].callback !=NULL) {
  448. iob[index].callback(channel,iob + index);
  449. }
  450. index = (index + 1) % QETH_CMD_BUFFER_NO;
  451. }
  452. channel->buf_no = index;
  453. wake_up(&card->wait_q);
  454. }
  455. static int qeth_stop_card(struct qeth_card *, int);
  456. static int
  457. __qeth_set_offline(struct ccwgroup_device *cgdev, int recovery_mode)
  458. {
  459. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  460. int rc = 0, rc2 = 0, rc3 = 0;
  461. enum qeth_card_states recover_flag;
  462. QETH_DBF_TEXT(setup, 3, "setoffl");
  463. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  464. if (card->dev && netif_carrier_ok(card->dev))
  465. netif_carrier_off(card->dev);
  466. recover_flag = card->state;
  467. if (qeth_stop_card(card, recovery_mode) == -ERESTARTSYS){
  468. PRINT_WARN("Stopping card %s interrupted by user!\n",
  469. CARD_BUS_ID(card));
  470. return -ERESTARTSYS;
  471. }
  472. rc = ccw_device_set_offline(CARD_DDEV(card));
  473. rc2 = ccw_device_set_offline(CARD_WDEV(card));
  474. rc3 = ccw_device_set_offline(CARD_RDEV(card));
  475. if (!rc)
  476. rc = (rc2) ? rc2 : rc3;
  477. if (rc)
  478. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  479. if (recover_flag == CARD_STATE_UP)
  480. card->state = CARD_STATE_RECOVER;
  481. qeth_notify_processes();
  482. return 0;
  483. }
  484. static int
  485. qeth_set_offline(struct ccwgroup_device *cgdev)
  486. {
  487. return __qeth_set_offline(cgdev, 0);
  488. }
  489. static int
  490. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads);
  491. static void
  492. qeth_remove_device(struct ccwgroup_device *cgdev)
  493. {
  494. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  495. unsigned long flags;
  496. QETH_DBF_TEXT(setup, 3, "rmdev");
  497. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  498. if (!card)
  499. return;
  500. if (qeth_wait_for_threads(card, 0xffffffff))
  501. return;
  502. if (cgdev->state == CCWGROUP_ONLINE){
  503. card->use_hard_stop = 1;
  504. qeth_set_offline(cgdev);
  505. }
  506. /* remove form our internal list */
  507. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  508. list_del(&card->list);
  509. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  510. if (card->dev)
  511. unregister_netdev(card->dev);
  512. qeth_remove_device_attributes(&cgdev->dev);
  513. qeth_free_card(card);
  514. cgdev->dev.driver_data = NULL;
  515. put_device(&cgdev->dev);
  516. }
  517. static int
  518. qeth_register_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  519. static int
  520. qeth_deregister_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  521. /**
  522. * Add/remove address to/from card's ip list, i.e. try to add or remove
  523. * reference to/from an IP address that is already registered on the card.
  524. * Returns:
  525. * 0 address was on card and its reference count has been adjusted,
  526. * but is still > 0, so nothing has to be done
  527. * also returns 0 if card was not on card and the todo was to delete
  528. * the address -> there is also nothing to be done
  529. * 1 address was not on card and the todo is to add it to the card's ip
  530. * list
  531. * -1 address was on card and its reference count has been decremented
  532. * to <= 0 by the todo -> address must be removed from card
  533. */
  534. static int
  535. __qeth_ref_ip_on_card(struct qeth_card *card, struct qeth_ipaddr *todo,
  536. struct qeth_ipaddr **__addr)
  537. {
  538. struct qeth_ipaddr *addr;
  539. int found = 0;
  540. list_for_each_entry(addr, &card->ip_list, entry) {
  541. if (card->options.layer2) {
  542. if ((addr->type == todo->type) &&
  543. (memcmp(&addr->mac, &todo->mac,
  544. OSA_ADDR_LEN) == 0)) {
  545. found = 1;
  546. break;
  547. }
  548. continue;
  549. }
  550. if ((addr->proto == QETH_PROT_IPV4) &&
  551. (todo->proto == QETH_PROT_IPV4) &&
  552. (addr->type == todo->type) &&
  553. (addr->u.a4.addr == todo->u.a4.addr) &&
  554. (addr->u.a4.mask == todo->u.a4.mask)) {
  555. found = 1;
  556. break;
  557. }
  558. if ((addr->proto == QETH_PROT_IPV6) &&
  559. (todo->proto == QETH_PROT_IPV6) &&
  560. (addr->type == todo->type) &&
  561. (addr->u.a6.pfxlen == todo->u.a6.pfxlen) &&
  562. (memcmp(&addr->u.a6.addr, &todo->u.a6.addr,
  563. sizeof(struct in6_addr)) == 0)) {
  564. found = 1;
  565. break;
  566. }
  567. }
  568. if (found) {
  569. addr->users += todo->users;
  570. if (addr->users <= 0){
  571. *__addr = addr;
  572. return -1;
  573. } else {
  574. /* for VIPA and RXIP limit refcount to 1 */
  575. if (addr->type != QETH_IP_TYPE_NORMAL)
  576. addr->users = 1;
  577. return 0;
  578. }
  579. }
  580. if (todo->users > 0) {
  581. /* for VIPA and RXIP limit refcount to 1 */
  582. if (todo->type != QETH_IP_TYPE_NORMAL)
  583. todo->users = 1;
  584. return 1;
  585. } else
  586. return 0;
  587. }
  588. static int
  589. __qeth_address_exists_in_list(struct list_head *list, struct qeth_ipaddr *addr,
  590. int same_type)
  591. {
  592. struct qeth_ipaddr *tmp;
  593. list_for_each_entry(tmp, list, entry) {
  594. if ((tmp->proto == QETH_PROT_IPV4) &&
  595. (addr->proto == QETH_PROT_IPV4) &&
  596. ((same_type && (tmp->type == addr->type)) ||
  597. (!same_type && (tmp->type != addr->type)) ) &&
  598. (tmp->u.a4.addr == addr->u.a4.addr) ){
  599. return 1;
  600. }
  601. if ((tmp->proto == QETH_PROT_IPV6) &&
  602. (addr->proto == QETH_PROT_IPV6) &&
  603. ((same_type && (tmp->type == addr->type)) ||
  604. (!same_type && (tmp->type != addr->type)) ) &&
  605. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  606. sizeof(struct in6_addr)) == 0) ) {
  607. return 1;
  608. }
  609. }
  610. return 0;
  611. }
  612. /*
  613. * Add IP to be added to todo list. If there is already an "add todo"
  614. * in this list we just incremenent the reference count.
  615. * Returns 0 if we just incremented reference count.
  616. */
  617. static int
  618. __qeth_insert_ip_todo(struct qeth_card *card, struct qeth_ipaddr *addr, int add)
  619. {
  620. struct qeth_ipaddr *tmp, *t;
  621. int found = 0;
  622. list_for_each_entry_safe(tmp, t, card->ip_tbd_list, entry) {
  623. if ((addr->type == QETH_IP_TYPE_DEL_ALL_MC) &&
  624. (tmp->type == QETH_IP_TYPE_DEL_ALL_MC))
  625. return 0;
  626. if (card->options.layer2) {
  627. if ((tmp->type == addr->type) &&
  628. (tmp->is_multicast == addr->is_multicast) &&
  629. (memcmp(&tmp->mac, &addr->mac,
  630. OSA_ADDR_LEN) == 0)) {
  631. found = 1;
  632. break;
  633. }
  634. continue;
  635. }
  636. if ((tmp->proto == QETH_PROT_IPV4) &&
  637. (addr->proto == QETH_PROT_IPV4) &&
  638. (tmp->type == addr->type) &&
  639. (tmp->is_multicast == addr->is_multicast) &&
  640. (tmp->u.a4.addr == addr->u.a4.addr) &&
  641. (tmp->u.a4.mask == addr->u.a4.mask)) {
  642. found = 1;
  643. break;
  644. }
  645. if ((tmp->proto == QETH_PROT_IPV6) &&
  646. (addr->proto == QETH_PROT_IPV6) &&
  647. (tmp->type == addr->type) &&
  648. (tmp->is_multicast == addr->is_multicast) &&
  649. (tmp->u.a6.pfxlen == addr->u.a6.pfxlen) &&
  650. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  651. sizeof(struct in6_addr)) == 0)) {
  652. found = 1;
  653. break;
  654. }
  655. }
  656. if (found){
  657. if (addr->users != 0)
  658. tmp->users += addr->users;
  659. else
  660. tmp->users += add? 1:-1;
  661. if (tmp->users == 0) {
  662. list_del(&tmp->entry);
  663. kfree(tmp);
  664. }
  665. return 0;
  666. } else {
  667. if (addr->type == QETH_IP_TYPE_DEL_ALL_MC)
  668. list_add(&addr->entry, card->ip_tbd_list);
  669. else {
  670. if (addr->users == 0)
  671. addr->users += add? 1:-1;
  672. if (add && (addr->type == QETH_IP_TYPE_NORMAL) &&
  673. qeth_is_addr_covered_by_ipato(card, addr)){
  674. QETH_DBF_TEXT(trace, 2, "tkovaddr");
  675. addr->set_flags |= QETH_IPA_SETIP_TAKEOVER_FLAG;
  676. }
  677. list_add_tail(&addr->entry, card->ip_tbd_list);
  678. }
  679. return 1;
  680. }
  681. }
  682. /**
  683. * Remove IP address from list
  684. */
  685. static int
  686. qeth_delete_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  687. {
  688. unsigned long flags;
  689. int rc = 0;
  690. QETH_DBF_TEXT(trace, 4, "delip");
  691. if (card->options.layer2)
  692. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  693. else if (addr->proto == QETH_PROT_IPV4)
  694. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  695. else {
  696. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  697. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  698. }
  699. spin_lock_irqsave(&card->ip_lock, flags);
  700. rc = __qeth_insert_ip_todo(card, addr, 0);
  701. spin_unlock_irqrestore(&card->ip_lock, flags);
  702. return rc;
  703. }
  704. static int
  705. qeth_add_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  706. {
  707. unsigned long flags;
  708. int rc = 0;
  709. QETH_DBF_TEXT(trace, 4, "addip");
  710. if (card->options.layer2)
  711. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  712. else if (addr->proto == QETH_PROT_IPV4)
  713. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  714. else {
  715. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  716. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  717. }
  718. spin_lock_irqsave(&card->ip_lock, flags);
  719. rc = __qeth_insert_ip_todo(card, addr, 1);
  720. spin_unlock_irqrestore(&card->ip_lock, flags);
  721. return rc;
  722. }
  723. static void
  724. __qeth_delete_all_mc(struct qeth_card *card, unsigned long *flags)
  725. {
  726. struct qeth_ipaddr *addr, *tmp;
  727. int rc;
  728. again:
  729. list_for_each_entry_safe(addr, tmp, &card->ip_list, entry) {
  730. if (addr->is_multicast) {
  731. spin_unlock_irqrestore(&card->ip_lock, *flags);
  732. rc = qeth_deregister_addr_entry(card, addr);
  733. spin_lock_irqsave(&card->ip_lock, *flags);
  734. if (!rc) {
  735. list_del(&addr->entry);
  736. kfree(addr);
  737. goto again;
  738. }
  739. }
  740. }
  741. }
  742. static void
  743. qeth_set_ip_addr_list(struct qeth_card *card)
  744. {
  745. struct list_head *tbd_list;
  746. struct qeth_ipaddr *todo, *addr;
  747. unsigned long flags;
  748. int rc;
  749. QETH_DBF_TEXT(trace, 2, "sdiplist");
  750. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  751. spin_lock_irqsave(&card->ip_lock, flags);
  752. tbd_list = card->ip_tbd_list;
  753. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_ATOMIC);
  754. if (!card->ip_tbd_list) {
  755. QETH_DBF_TEXT(trace, 0, "silnomem");
  756. card->ip_tbd_list = tbd_list;
  757. spin_unlock_irqrestore(&card->ip_lock, flags);
  758. return;
  759. } else
  760. INIT_LIST_HEAD(card->ip_tbd_list);
  761. while (!list_empty(tbd_list)){
  762. todo = list_entry(tbd_list->next, struct qeth_ipaddr, entry);
  763. list_del(&todo->entry);
  764. if (todo->type == QETH_IP_TYPE_DEL_ALL_MC){
  765. __qeth_delete_all_mc(card, &flags);
  766. kfree(todo);
  767. continue;
  768. }
  769. rc = __qeth_ref_ip_on_card(card, todo, &addr);
  770. if (rc == 0) {
  771. /* nothing to be done; only adjusted refcount */
  772. kfree(todo);
  773. } else if (rc == 1) {
  774. /* new entry to be added to on-card list */
  775. spin_unlock_irqrestore(&card->ip_lock, flags);
  776. rc = qeth_register_addr_entry(card, todo);
  777. spin_lock_irqsave(&card->ip_lock, flags);
  778. if (!rc)
  779. list_add_tail(&todo->entry, &card->ip_list);
  780. else
  781. kfree(todo);
  782. } else if (rc == -1) {
  783. /* on-card entry to be removed */
  784. list_del_init(&addr->entry);
  785. spin_unlock_irqrestore(&card->ip_lock, flags);
  786. rc = qeth_deregister_addr_entry(card, addr);
  787. spin_lock_irqsave(&card->ip_lock, flags);
  788. if (!rc)
  789. kfree(addr);
  790. else
  791. list_add_tail(&addr->entry, &card->ip_list);
  792. kfree(todo);
  793. }
  794. }
  795. spin_unlock_irqrestore(&card->ip_lock, flags);
  796. kfree(tbd_list);
  797. }
  798. static void qeth_delete_mc_addresses(struct qeth_card *);
  799. static void qeth_add_multicast_ipv4(struct qeth_card *);
  800. static void qeth_layer2_add_multicast(struct qeth_card *);
  801. #ifdef CONFIG_QETH_IPV6
  802. static void qeth_add_multicast_ipv6(struct qeth_card *);
  803. #endif
  804. static int
  805. qeth_set_thread_start_bit(struct qeth_card *card, unsigned long thread)
  806. {
  807. unsigned long flags;
  808. spin_lock_irqsave(&card->thread_mask_lock, flags);
  809. if ( !(card->thread_allowed_mask & thread) ||
  810. (card->thread_start_mask & thread) ) {
  811. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  812. return -EPERM;
  813. }
  814. card->thread_start_mask |= thread;
  815. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  816. return 0;
  817. }
  818. static void
  819. qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  820. {
  821. unsigned long flags;
  822. spin_lock_irqsave(&card->thread_mask_lock, flags);
  823. card->thread_start_mask &= ~thread;
  824. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  825. wake_up(&card->wait_q);
  826. }
  827. static void
  828. qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  829. {
  830. unsigned long flags;
  831. spin_lock_irqsave(&card->thread_mask_lock, flags);
  832. card->thread_running_mask &= ~thread;
  833. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  834. wake_up(&card->wait_q);
  835. }
  836. static int
  837. __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  838. {
  839. unsigned long flags;
  840. int rc = 0;
  841. spin_lock_irqsave(&card->thread_mask_lock, flags);
  842. if (card->thread_start_mask & thread){
  843. if ((card->thread_allowed_mask & thread) &&
  844. !(card->thread_running_mask & thread)){
  845. rc = 1;
  846. card->thread_start_mask &= ~thread;
  847. card->thread_running_mask |= thread;
  848. } else
  849. rc = -EPERM;
  850. }
  851. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  852. return rc;
  853. }
  854. static int
  855. qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  856. {
  857. int rc = 0;
  858. wait_event(card->wait_q,
  859. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  860. return rc;
  861. }
  862. static int
  863. qeth_recover(void *ptr)
  864. {
  865. struct qeth_card *card;
  866. int rc = 0;
  867. card = (struct qeth_card *) ptr;
  868. daemonize("qeth_recover");
  869. QETH_DBF_TEXT(trace,2,"recover1");
  870. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  871. if (!qeth_do_run_thread(card, QETH_RECOVER_THREAD))
  872. return 0;
  873. QETH_DBF_TEXT(trace,2,"recover2");
  874. PRINT_WARN("Recovery of device %s started ...\n",
  875. CARD_BUS_ID(card));
  876. card->use_hard_stop = 1;
  877. __qeth_set_offline(card->gdev,1);
  878. rc = __qeth_set_online(card->gdev,1);
  879. /* don't run another scheduled recovery */
  880. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  881. qeth_clear_thread_running_bit(card, QETH_RECOVER_THREAD);
  882. if (!rc)
  883. PRINT_INFO("Device %s successfully recovered!\n",
  884. CARD_BUS_ID(card));
  885. else
  886. PRINT_INFO("Device %s could not be recovered!\n",
  887. CARD_BUS_ID(card));
  888. return 0;
  889. }
  890. void
  891. qeth_schedule_recovery(struct qeth_card *card)
  892. {
  893. QETH_DBF_TEXT(trace,2,"startrec");
  894. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  895. schedule_work(&card->kernel_thread_starter);
  896. }
  897. static int
  898. qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  899. {
  900. unsigned long flags;
  901. int rc = 0;
  902. spin_lock_irqsave(&card->thread_mask_lock, flags);
  903. QETH_DBF_TEXT_(trace, 4, " %02x%02x%02x",
  904. (u8) card->thread_start_mask,
  905. (u8) card->thread_allowed_mask,
  906. (u8) card->thread_running_mask);
  907. rc = (card->thread_start_mask & thread);
  908. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  909. return rc;
  910. }
  911. static void
  912. qeth_start_kernel_thread(struct work_struct *work)
  913. {
  914. struct qeth_card *card = container_of(work, struct qeth_card, kernel_thread_starter);
  915. QETH_DBF_TEXT(trace , 2, "strthrd");
  916. if (card->read.state != CH_STATE_UP &&
  917. card->write.state != CH_STATE_UP)
  918. return;
  919. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  920. kernel_thread(qeth_recover, (void *) card, SIGCHLD);
  921. }
  922. static void
  923. qeth_set_intial_options(struct qeth_card *card)
  924. {
  925. card->options.route4.type = NO_ROUTER;
  926. #ifdef CONFIG_QETH_IPV6
  927. card->options.route6.type = NO_ROUTER;
  928. #endif /* QETH_IPV6 */
  929. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  930. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  931. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  932. card->options.fake_broadcast = 0;
  933. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  934. card->options.fake_ll = 0;
  935. if (card->info.type == QETH_CARD_TYPE_OSN)
  936. card->options.layer2 = 1;
  937. else
  938. card->options.layer2 = 0;
  939. card->options.performance_stats = 0;
  940. card->options.rx_sg_cb = QETH_RX_SG_CB;
  941. }
  942. /**
  943. * initialize channels ,card and all state machines
  944. */
  945. static int
  946. qeth_setup_card(struct qeth_card *card)
  947. {
  948. QETH_DBF_TEXT(setup, 2, "setupcrd");
  949. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  950. card->read.state = CH_STATE_DOWN;
  951. card->write.state = CH_STATE_DOWN;
  952. card->data.state = CH_STATE_DOWN;
  953. card->state = CARD_STATE_DOWN;
  954. card->lan_online = 0;
  955. card->use_hard_stop = 0;
  956. card->dev = NULL;
  957. #ifdef CONFIG_QETH_VLAN
  958. spin_lock_init(&card->vlanlock);
  959. card->vlangrp = NULL;
  960. #endif
  961. spin_lock_init(&card->lock);
  962. spin_lock_init(&card->ip_lock);
  963. spin_lock_init(&card->thread_mask_lock);
  964. card->thread_start_mask = 0;
  965. card->thread_allowed_mask = 0;
  966. card->thread_running_mask = 0;
  967. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  968. INIT_LIST_HEAD(&card->ip_list);
  969. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  970. if (!card->ip_tbd_list) {
  971. QETH_DBF_TEXT(setup, 0, "iptbdnom");
  972. return -ENOMEM;
  973. }
  974. INIT_LIST_HEAD(card->ip_tbd_list);
  975. INIT_LIST_HEAD(&card->cmd_waiter_list);
  976. init_waitqueue_head(&card->wait_q);
  977. /* intial options */
  978. qeth_set_intial_options(card);
  979. /* IP address takeover */
  980. INIT_LIST_HEAD(&card->ipato.entries);
  981. card->ipato.enabled = 0;
  982. card->ipato.invert4 = 0;
  983. card->ipato.invert6 = 0;
  984. /* init QDIO stuff */
  985. qeth_init_qdio_info(card);
  986. return 0;
  987. }
  988. static int
  989. is_1920_device (struct qeth_card *card)
  990. {
  991. int single_queue = 0;
  992. struct ccw_device *ccwdev;
  993. struct channelPath_dsc {
  994. u8 flags;
  995. u8 lsn;
  996. u8 desc;
  997. u8 chpid;
  998. u8 swla;
  999. u8 zeroes;
  1000. u8 chla;
  1001. u8 chpp;
  1002. } *chp_dsc;
  1003. QETH_DBF_TEXT(setup, 2, "chk_1920");
  1004. ccwdev = card->data.ccwdev;
  1005. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  1006. if (chp_dsc != NULL) {
  1007. /* CHPP field bit 6 == 1 -> single queue */
  1008. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  1009. kfree(chp_dsc);
  1010. }
  1011. QETH_DBF_TEXT_(setup, 2, "rc:%x", single_queue);
  1012. return single_queue;
  1013. }
  1014. static int
  1015. qeth_determine_card_type(struct qeth_card *card)
  1016. {
  1017. int i = 0;
  1018. QETH_DBF_TEXT(setup, 2, "detcdtyp");
  1019. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1020. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1021. while (known_devices[i][4]) {
  1022. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1023. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1024. card->info.type = known_devices[i][4];
  1025. card->qdio.no_out_queues = known_devices[i][8];
  1026. card->info.is_multicast_different = known_devices[i][9];
  1027. if (is_1920_device(card)) {
  1028. PRINT_INFO("Priority Queueing not able "
  1029. "due to hardware limitations!\n");
  1030. card->qdio.no_out_queues = 1;
  1031. card->qdio.default_out_queue = 0;
  1032. }
  1033. return 0;
  1034. }
  1035. i++;
  1036. }
  1037. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1038. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1039. return -ENOENT;
  1040. }
  1041. static int
  1042. qeth_probe_device(struct ccwgroup_device *gdev)
  1043. {
  1044. struct qeth_card *card;
  1045. struct device *dev;
  1046. unsigned long flags;
  1047. int rc;
  1048. QETH_DBF_TEXT(setup, 2, "probedev");
  1049. dev = &gdev->dev;
  1050. if (!get_device(dev))
  1051. return -ENODEV;
  1052. QETH_DBF_TEXT_(setup, 2, "%s", gdev->dev.bus_id);
  1053. card = qeth_alloc_card();
  1054. if (!card) {
  1055. put_device(dev);
  1056. QETH_DBF_TEXT_(setup, 2, "1err%d", -ENOMEM);
  1057. return -ENOMEM;
  1058. }
  1059. card->read.ccwdev = gdev->cdev[0];
  1060. card->write.ccwdev = gdev->cdev[1];
  1061. card->data.ccwdev = gdev->cdev[2];
  1062. gdev->dev.driver_data = card;
  1063. card->gdev = gdev;
  1064. gdev->cdev[0]->handler = qeth_irq;
  1065. gdev->cdev[1]->handler = qeth_irq;
  1066. gdev->cdev[2]->handler = qeth_irq;
  1067. if ((rc = qeth_determine_card_type(card))){
  1068. PRINT_WARN("%s: not a valid card type\n", __func__);
  1069. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1070. put_device(dev);
  1071. qeth_free_card(card);
  1072. return rc;
  1073. }
  1074. if ((rc = qeth_setup_card(card))){
  1075. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1076. put_device(dev);
  1077. qeth_free_card(card);
  1078. return rc;
  1079. }
  1080. rc = qeth_create_device_attributes(dev);
  1081. if (rc) {
  1082. put_device(dev);
  1083. qeth_free_card(card);
  1084. return rc;
  1085. }
  1086. /* insert into our internal list */
  1087. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  1088. list_add_tail(&card->list, &qeth_card_list.list);
  1089. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  1090. return rc;
  1091. }
  1092. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1093. int *length)
  1094. {
  1095. struct ciw *ciw;
  1096. char *rcd_buf;
  1097. int ret;
  1098. struct qeth_channel *channel = &card->data;
  1099. unsigned long flags;
  1100. /*
  1101. * scan for RCD command in extended SenseID data
  1102. */
  1103. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1104. if (!ciw || ciw->cmd == 0)
  1105. return -EOPNOTSUPP;
  1106. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1107. if (!rcd_buf)
  1108. return -ENOMEM;
  1109. channel->ccw.cmd_code = ciw->cmd;
  1110. channel->ccw.cda = (__u32) __pa (rcd_buf);
  1111. channel->ccw.count = ciw->count;
  1112. channel->ccw.flags = CCW_FLAG_SLI;
  1113. channel->state = CH_STATE_RCD;
  1114. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1115. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1116. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1117. QETH_RCD_TIMEOUT);
  1118. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1119. if (!ret)
  1120. wait_event(card->wait_q,
  1121. (channel->state == CH_STATE_RCD_DONE ||
  1122. channel->state == CH_STATE_DOWN));
  1123. if (channel->state == CH_STATE_DOWN)
  1124. ret = -EIO;
  1125. else
  1126. channel->state = CH_STATE_DOWN;
  1127. if (ret) {
  1128. kfree(rcd_buf);
  1129. *buffer = NULL;
  1130. *length = 0;
  1131. } else {
  1132. *length = ciw->count;
  1133. *buffer = rcd_buf;
  1134. }
  1135. return ret;
  1136. }
  1137. static int
  1138. qeth_get_unitaddr(struct qeth_card *card)
  1139. {
  1140. int length;
  1141. char *prcd;
  1142. int rc;
  1143. QETH_DBF_TEXT(setup, 2, "getunit");
  1144. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  1145. if (rc) {
  1146. PRINT_ERR("qeth_read_conf_data for device %s returned %i\n",
  1147. CARD_DDEV_ID(card), rc);
  1148. return rc;
  1149. }
  1150. card->info.chpid = prcd[30];
  1151. card->info.unit_addr2 = prcd[31];
  1152. card->info.cula = prcd[63];
  1153. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1154. (prcd[0x11] == _ascebc['M']));
  1155. kfree(prcd);
  1156. return 0;
  1157. }
  1158. static void
  1159. qeth_init_tokens(struct qeth_card *card)
  1160. {
  1161. card->token.issuer_rm_w = 0x00010103UL;
  1162. card->token.cm_filter_w = 0x00010108UL;
  1163. card->token.cm_connection_w = 0x0001010aUL;
  1164. card->token.ulp_filter_w = 0x0001010bUL;
  1165. card->token.ulp_connection_w = 0x0001010dUL;
  1166. }
  1167. static inline __u16
  1168. raw_devno_from_bus_id(char *id)
  1169. {
  1170. id += (strlen(id) - 4);
  1171. return (__u16) simple_strtoul(id, &id, 16);
  1172. }
  1173. /**
  1174. * setup channel
  1175. */
  1176. static void
  1177. qeth_setup_ccw(struct qeth_channel *channel,unsigned char *iob, __u32 len)
  1178. {
  1179. struct qeth_card *card;
  1180. QETH_DBF_TEXT(trace, 4, "setupccw");
  1181. card = CARD_FROM_CDEV(channel->ccwdev);
  1182. if (channel == &card->read)
  1183. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1184. else
  1185. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1186. channel->ccw.count = len;
  1187. channel->ccw.cda = (__u32) __pa(iob);
  1188. }
  1189. /**
  1190. * get free buffer for ccws (IDX activation, lancmds,ipassists...)
  1191. */
  1192. static struct qeth_cmd_buffer *
  1193. __qeth_get_buffer(struct qeth_channel *channel)
  1194. {
  1195. __u8 index;
  1196. QETH_DBF_TEXT(trace, 6, "getbuff");
  1197. index = channel->io_buf_no;
  1198. do {
  1199. if (channel->iob[index].state == BUF_STATE_FREE) {
  1200. channel->iob[index].state = BUF_STATE_LOCKED;
  1201. channel->io_buf_no = (channel->io_buf_no + 1) %
  1202. QETH_CMD_BUFFER_NO;
  1203. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  1204. return channel->iob + index;
  1205. }
  1206. index = (index + 1) % QETH_CMD_BUFFER_NO;
  1207. } while(index != channel->io_buf_no);
  1208. return NULL;
  1209. }
  1210. /**
  1211. * release command buffer
  1212. */
  1213. static void
  1214. qeth_release_buffer(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1215. {
  1216. unsigned long flags;
  1217. QETH_DBF_TEXT(trace, 6, "relbuff");
  1218. spin_lock_irqsave(&channel->iob_lock, flags);
  1219. memset(iob->data, 0, QETH_BUFSIZE);
  1220. iob->state = BUF_STATE_FREE;
  1221. iob->callback = qeth_send_control_data_cb;
  1222. iob->rc = 0;
  1223. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1224. }
  1225. static struct qeth_cmd_buffer *
  1226. qeth_get_buffer(struct qeth_channel *channel)
  1227. {
  1228. struct qeth_cmd_buffer *buffer = NULL;
  1229. unsigned long flags;
  1230. spin_lock_irqsave(&channel->iob_lock, flags);
  1231. buffer = __qeth_get_buffer(channel);
  1232. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1233. return buffer;
  1234. }
  1235. static struct qeth_cmd_buffer *
  1236. qeth_wait_for_buffer(struct qeth_channel *channel)
  1237. {
  1238. struct qeth_cmd_buffer *buffer;
  1239. wait_event(channel->wait_q,
  1240. ((buffer = qeth_get_buffer(channel)) != NULL));
  1241. return buffer;
  1242. }
  1243. static void
  1244. qeth_clear_cmd_buffers(struct qeth_channel *channel)
  1245. {
  1246. int cnt;
  1247. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1248. qeth_release_buffer(channel,&channel->iob[cnt]);
  1249. channel->buf_no = 0;
  1250. channel->io_buf_no = 0;
  1251. }
  1252. /**
  1253. * start IDX for read and write channel
  1254. */
  1255. static int
  1256. qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1257. void (*idx_reply_cb)(struct qeth_channel *,
  1258. struct qeth_cmd_buffer *))
  1259. {
  1260. struct qeth_cmd_buffer *iob;
  1261. unsigned long flags;
  1262. int rc;
  1263. struct qeth_card *card;
  1264. QETH_DBF_TEXT(setup, 2, "idxanswr");
  1265. card = CARD_FROM_CDEV(channel->ccwdev);
  1266. iob = qeth_get_buffer(channel);
  1267. iob->callback = idx_reply_cb;
  1268. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1269. channel->ccw.count = QETH_BUFSIZE;
  1270. channel->ccw.cda = (__u32) __pa(iob->data);
  1271. wait_event(card->wait_q,
  1272. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1273. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1274. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1275. rc = ccw_device_start(channel->ccwdev,
  1276. &channel->ccw,(addr_t) iob, 0, 0);
  1277. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1278. if (rc) {
  1279. PRINT_ERR("qeth: Error2 in activating channel rc=%d\n",rc);
  1280. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1281. atomic_set(&channel->irq_pending, 0);
  1282. wake_up(&card->wait_q);
  1283. return rc;
  1284. }
  1285. rc = wait_event_interruptible_timeout(card->wait_q,
  1286. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1287. if (rc == -ERESTARTSYS)
  1288. return rc;
  1289. if (channel->state != CH_STATE_UP){
  1290. rc = -ETIME;
  1291. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1292. qeth_clear_cmd_buffers(channel);
  1293. } else
  1294. rc = 0;
  1295. return rc;
  1296. }
  1297. static int
  1298. qeth_idx_activate_channel(struct qeth_channel *channel,
  1299. void (*idx_reply_cb)(struct qeth_channel *,
  1300. struct qeth_cmd_buffer *))
  1301. {
  1302. struct qeth_card *card;
  1303. struct qeth_cmd_buffer *iob;
  1304. unsigned long flags;
  1305. __u16 temp;
  1306. int rc;
  1307. card = CARD_FROM_CDEV(channel->ccwdev);
  1308. QETH_DBF_TEXT(setup, 2, "idxactch");
  1309. iob = qeth_get_buffer(channel);
  1310. iob->callback = idx_reply_cb;
  1311. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1312. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1313. channel->ccw.cda = (__u32) __pa(iob->data);
  1314. if (channel == &card->write) {
  1315. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1316. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1317. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1318. card->seqno.trans_hdr++;
  1319. } else {
  1320. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1321. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1322. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1323. }
  1324. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1325. &card->token.issuer_rm_w,QETH_MPC_TOKEN_LENGTH);
  1326. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1327. &card->info.func_level,sizeof(__u16));
  1328. temp = raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1329. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1330. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1331. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1332. wait_event(card->wait_q,
  1333. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1334. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1335. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1336. rc = ccw_device_start(channel->ccwdev,
  1337. &channel->ccw,(addr_t) iob, 0, 0);
  1338. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1339. if (rc) {
  1340. PRINT_ERR("qeth: Error1 in activating channel. rc=%d\n",rc);
  1341. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  1342. atomic_set(&channel->irq_pending, 0);
  1343. wake_up(&card->wait_q);
  1344. return rc;
  1345. }
  1346. rc = wait_event_interruptible_timeout(card->wait_q,
  1347. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1348. if (rc == -ERESTARTSYS)
  1349. return rc;
  1350. if (channel->state != CH_STATE_ACTIVATING) {
  1351. PRINT_WARN("qeth: IDX activate timed out!\n");
  1352. QETH_DBF_TEXT_(setup, 2, "2err%d", -ETIME);
  1353. qeth_clear_cmd_buffers(channel);
  1354. return -ETIME;
  1355. }
  1356. return qeth_idx_activate_get_answer(channel,idx_reply_cb);
  1357. }
  1358. static int
  1359. qeth_peer_func_level(int level)
  1360. {
  1361. if ((level & 0xff) == 8)
  1362. return (level & 0xff) + 0x400;
  1363. if (((level >> 8) & 3) == 1)
  1364. return (level & 0xff) + 0x200;
  1365. return level;
  1366. }
  1367. static void
  1368. qeth_idx_write_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1369. {
  1370. struct qeth_card *card;
  1371. __u16 temp;
  1372. QETH_DBF_TEXT(setup ,2, "idxwrcb");
  1373. if (channel->state == CH_STATE_DOWN) {
  1374. channel->state = CH_STATE_ACTIVATING;
  1375. goto out;
  1376. }
  1377. card = CARD_FROM_CDEV(channel->ccwdev);
  1378. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1379. PRINT_ERR("IDX_ACTIVATE on write channel device %s: negative "
  1380. "reply\n", CARD_WDEV_ID(card));
  1381. goto out;
  1382. }
  1383. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1384. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1385. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1386. "function level mismatch "
  1387. "(sent: 0x%x, received: 0x%x)\n",
  1388. CARD_WDEV_ID(card), card->info.func_level, temp);
  1389. goto out;
  1390. }
  1391. channel->state = CH_STATE_UP;
  1392. out:
  1393. qeth_release_buffer(channel, iob);
  1394. }
  1395. static int
  1396. qeth_check_idx_response(unsigned char *buffer)
  1397. {
  1398. if (!buffer)
  1399. return 0;
  1400. QETH_DBF_HEX(control, 2, buffer, QETH_DBF_CONTROL_LEN);
  1401. if ((buffer[2] & 0xc0) == 0xc0) {
  1402. PRINT_WARN("received an IDX TERMINATE "
  1403. "with cause code 0x%02x%s\n",
  1404. buffer[4],
  1405. ((buffer[4] == 0x22) ?
  1406. " -- try another portname" : ""));
  1407. QETH_DBF_TEXT(trace, 2, "ckidxres");
  1408. QETH_DBF_TEXT(trace, 2, " idxterm");
  1409. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  1410. return -EIO;
  1411. }
  1412. return 0;
  1413. }
  1414. static void
  1415. qeth_idx_read_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1416. {
  1417. struct qeth_card *card;
  1418. __u16 temp;
  1419. QETH_DBF_TEXT(setup , 2, "idxrdcb");
  1420. if (channel->state == CH_STATE_DOWN) {
  1421. channel->state = CH_STATE_ACTIVATING;
  1422. goto out;
  1423. }
  1424. card = CARD_FROM_CDEV(channel->ccwdev);
  1425. if (qeth_check_idx_response(iob->data)) {
  1426. goto out;
  1427. }
  1428. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1429. PRINT_ERR("IDX_ACTIVATE on read channel device %s: negative "
  1430. "reply\n", CARD_RDEV_ID(card));
  1431. goto out;
  1432. }
  1433. /**
  1434. * temporary fix for microcode bug
  1435. * to revert it,replace OR by AND
  1436. */
  1437. if ( (!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1438. (card->info.type == QETH_CARD_TYPE_OSAE) )
  1439. card->info.portname_required = 1;
  1440. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1441. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1442. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1443. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1444. CARD_RDEV_ID(card), card->info.func_level, temp);
  1445. goto out;
  1446. }
  1447. memcpy(&card->token.issuer_rm_r,
  1448. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1449. QETH_MPC_TOKEN_LENGTH);
  1450. memcpy(&card->info.mcl_level[0],
  1451. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1452. channel->state = CH_STATE_UP;
  1453. out:
  1454. qeth_release_buffer(channel,iob);
  1455. }
  1456. static int
  1457. qeth_issue_next_read(struct qeth_card *card)
  1458. {
  1459. int rc;
  1460. struct qeth_cmd_buffer *iob;
  1461. QETH_DBF_TEXT(trace,5,"issnxrd");
  1462. if (card->read.state != CH_STATE_UP)
  1463. return -EIO;
  1464. iob = qeth_get_buffer(&card->read);
  1465. if (!iob) {
  1466. PRINT_WARN("issue_next_read failed: no iob available!\n");
  1467. return -ENOMEM;
  1468. }
  1469. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  1470. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1471. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  1472. (addr_t) iob, 0, 0);
  1473. if (rc) {
  1474. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  1475. atomic_set(&card->read.irq_pending, 0);
  1476. qeth_schedule_recovery(card);
  1477. wake_up(&card->wait_q);
  1478. }
  1479. return rc;
  1480. }
  1481. static struct qeth_reply *
  1482. qeth_alloc_reply(struct qeth_card *card)
  1483. {
  1484. struct qeth_reply *reply;
  1485. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  1486. if (reply){
  1487. atomic_set(&reply->refcnt, 1);
  1488. atomic_set(&reply->received, 0);
  1489. reply->card = card;
  1490. };
  1491. return reply;
  1492. }
  1493. static void
  1494. qeth_get_reply(struct qeth_reply *reply)
  1495. {
  1496. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1497. atomic_inc(&reply->refcnt);
  1498. }
  1499. static void
  1500. qeth_put_reply(struct qeth_reply *reply)
  1501. {
  1502. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1503. if (atomic_dec_and_test(&reply->refcnt))
  1504. kfree(reply);
  1505. }
  1506. static void
  1507. qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, struct qeth_card *card)
  1508. {
  1509. int rc;
  1510. int com;
  1511. char * ipa_name;
  1512. com = cmd->hdr.command;
  1513. rc = cmd->hdr.return_code;
  1514. ipa_name = qeth_get_ipa_cmd_name(com);
  1515. PRINT_ERR("%s(x%X) for %s returned x%X \"%s\"\n", ipa_name, com,
  1516. QETH_CARD_IFNAME(card), rc, qeth_get_ipa_msg(rc));
  1517. }
  1518. static struct qeth_ipa_cmd *
  1519. qeth_check_ipa_data(struct qeth_card *card, struct qeth_cmd_buffer *iob)
  1520. {
  1521. struct qeth_ipa_cmd *cmd = NULL;
  1522. QETH_DBF_TEXT(trace,5,"chkipad");
  1523. if (IS_IPA(iob->data)){
  1524. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  1525. if (IS_IPA_REPLY(cmd)) {
  1526. if (cmd->hdr.return_code)
  1527. qeth_issue_ipa_msg(cmd, card);
  1528. return cmd;
  1529. }
  1530. else {
  1531. switch (cmd->hdr.command) {
  1532. case IPA_CMD_STOPLAN:
  1533. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  1534. "there is a network problem or "
  1535. "someone pulled the cable or "
  1536. "disabled the port.\n",
  1537. QETH_CARD_IFNAME(card),
  1538. card->info.chpid);
  1539. card->lan_online = 0;
  1540. if (card->dev && netif_carrier_ok(card->dev))
  1541. netif_carrier_off(card->dev);
  1542. return NULL;
  1543. case IPA_CMD_STARTLAN:
  1544. PRINT_INFO("Link reestablished on %s "
  1545. "(CHPID 0x%X). Scheduling "
  1546. "IP address reset.\n",
  1547. QETH_CARD_IFNAME(card),
  1548. card->info.chpid);
  1549. netif_carrier_on(card->dev);
  1550. qeth_schedule_recovery(card);
  1551. return NULL;
  1552. case IPA_CMD_MODCCID:
  1553. return cmd;
  1554. case IPA_CMD_REGISTER_LOCAL_ADDR:
  1555. QETH_DBF_TEXT(trace,3, "irla");
  1556. break;
  1557. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  1558. QETH_DBF_TEXT(trace,3, "urla");
  1559. break;
  1560. default:
  1561. PRINT_WARN("Received data is IPA "
  1562. "but not a reply!\n");
  1563. break;
  1564. }
  1565. }
  1566. }
  1567. return cmd;
  1568. }
  1569. /**
  1570. * wake all waiting ipa commands
  1571. */
  1572. static void
  1573. qeth_clear_ipacmd_list(struct qeth_card *card)
  1574. {
  1575. struct qeth_reply *reply, *r;
  1576. unsigned long flags;
  1577. QETH_DBF_TEXT(trace, 4, "clipalst");
  1578. spin_lock_irqsave(&card->lock, flags);
  1579. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1580. qeth_get_reply(reply);
  1581. reply->rc = -EIO;
  1582. atomic_inc(&reply->received);
  1583. list_del_init(&reply->list);
  1584. wake_up(&reply->wait_q);
  1585. qeth_put_reply(reply);
  1586. }
  1587. spin_unlock_irqrestore(&card->lock, flags);
  1588. }
  1589. static void
  1590. qeth_send_control_data_cb(struct qeth_channel *channel,
  1591. struct qeth_cmd_buffer *iob)
  1592. {
  1593. struct qeth_card *card;
  1594. struct qeth_reply *reply, *r;
  1595. struct qeth_ipa_cmd *cmd;
  1596. unsigned long flags;
  1597. int keep_reply;
  1598. QETH_DBF_TEXT(trace,4,"sndctlcb");
  1599. card = CARD_FROM_CDEV(channel->ccwdev);
  1600. if (qeth_check_idx_response(iob->data)) {
  1601. qeth_clear_ipacmd_list(card);
  1602. qeth_schedule_recovery(card);
  1603. goto out;
  1604. }
  1605. cmd = qeth_check_ipa_data(card, iob);
  1606. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  1607. goto out;
  1608. /*in case of OSN : check if cmd is set */
  1609. if (card->info.type == QETH_CARD_TYPE_OSN &&
  1610. cmd &&
  1611. cmd->hdr.command != IPA_CMD_STARTLAN &&
  1612. card->osn_info.assist_cb != NULL) {
  1613. card->osn_info.assist_cb(card->dev, cmd);
  1614. goto out;
  1615. }
  1616. spin_lock_irqsave(&card->lock, flags);
  1617. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1618. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  1619. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  1620. qeth_get_reply(reply);
  1621. list_del_init(&reply->list);
  1622. spin_unlock_irqrestore(&card->lock, flags);
  1623. keep_reply = 0;
  1624. if (reply->callback != NULL) {
  1625. if (cmd) {
  1626. reply->offset = (__u16)((char*)cmd -
  1627. (char *)iob->data);
  1628. keep_reply = reply->callback(card,
  1629. reply,
  1630. (unsigned long)cmd);
  1631. } else
  1632. keep_reply = reply->callback(card,
  1633. reply,
  1634. (unsigned long)iob);
  1635. }
  1636. if (cmd)
  1637. reply->rc = (u16) cmd->hdr.return_code;
  1638. else if (iob->rc)
  1639. reply->rc = iob->rc;
  1640. if (keep_reply) {
  1641. spin_lock_irqsave(&card->lock, flags);
  1642. list_add_tail(&reply->list,
  1643. &card->cmd_waiter_list);
  1644. spin_unlock_irqrestore(&card->lock, flags);
  1645. } else {
  1646. atomic_inc(&reply->received);
  1647. wake_up(&reply->wait_q);
  1648. }
  1649. qeth_put_reply(reply);
  1650. goto out;
  1651. }
  1652. }
  1653. spin_unlock_irqrestore(&card->lock, flags);
  1654. out:
  1655. memcpy(&card->seqno.pdu_hdr_ack,
  1656. QETH_PDU_HEADER_SEQ_NO(iob->data),
  1657. QETH_SEQ_NO_LENGTH);
  1658. qeth_release_buffer(channel,iob);
  1659. }
  1660. static void
  1661. qeth_prepare_control_data(struct qeth_card *card, int len,
  1662. struct qeth_cmd_buffer *iob)
  1663. {
  1664. qeth_setup_ccw(&card->write,iob->data,len);
  1665. iob->callback = qeth_release_buffer;
  1666. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1667. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1668. card->seqno.trans_hdr++;
  1669. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1670. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1671. card->seqno.pdu_hdr++;
  1672. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1673. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1674. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1675. }
  1676. static int
  1677. qeth_send_control_data(struct qeth_card *card, int len,
  1678. struct qeth_cmd_buffer *iob,
  1679. int (*reply_cb)
  1680. (struct qeth_card *, struct qeth_reply*, unsigned long),
  1681. void *reply_param)
  1682. {
  1683. int rc;
  1684. unsigned long flags;
  1685. struct qeth_reply *reply = NULL;
  1686. unsigned long timeout;
  1687. QETH_DBF_TEXT(trace, 2, "sendctl");
  1688. reply = qeth_alloc_reply(card);
  1689. if (!reply) {
  1690. PRINT_WARN("Could no alloc qeth_reply!\n");
  1691. return -ENOMEM;
  1692. }
  1693. reply->callback = reply_cb;
  1694. reply->param = reply_param;
  1695. if (card->state == CARD_STATE_DOWN)
  1696. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1697. else
  1698. reply->seqno = card->seqno.ipa++;
  1699. init_waitqueue_head(&reply->wait_q);
  1700. spin_lock_irqsave(&card->lock, flags);
  1701. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1702. spin_unlock_irqrestore(&card->lock, flags);
  1703. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1704. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1705. qeth_prepare_control_data(card, len, iob);
  1706. if (IS_IPA(iob->data))
  1707. timeout = jiffies + QETH_IPA_TIMEOUT;
  1708. else
  1709. timeout = jiffies + QETH_TIMEOUT;
  1710. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1711. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1712. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1713. (addr_t) iob, 0, 0);
  1714. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1715. if (rc){
  1716. PRINT_WARN("qeth_send_control_data: "
  1717. "ccw_device_start rc = %i\n", rc);
  1718. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1719. spin_lock_irqsave(&card->lock, flags);
  1720. list_del_init(&reply->list);
  1721. qeth_put_reply(reply);
  1722. spin_unlock_irqrestore(&card->lock, flags);
  1723. qeth_release_buffer(iob->channel, iob);
  1724. atomic_set(&card->write.irq_pending, 0);
  1725. wake_up(&card->wait_q);
  1726. return rc;
  1727. }
  1728. while (!atomic_read(&reply->received)) {
  1729. if (time_after(jiffies, timeout)) {
  1730. spin_lock_irqsave(&reply->card->lock, flags);
  1731. list_del_init(&reply->list);
  1732. spin_unlock_irqrestore(&reply->card->lock, flags);
  1733. reply->rc = -ETIME;
  1734. atomic_inc(&reply->received);
  1735. wake_up(&reply->wait_q);
  1736. }
  1737. };
  1738. rc = reply->rc;
  1739. qeth_put_reply(reply);
  1740. return rc;
  1741. }
  1742. static int
  1743. qeth_osn_send_control_data(struct qeth_card *card, int len,
  1744. struct qeth_cmd_buffer *iob)
  1745. {
  1746. unsigned long flags;
  1747. int rc = 0;
  1748. QETH_DBF_TEXT(trace, 5, "osndctrd");
  1749. wait_event(card->wait_q,
  1750. atomic_cmpxchg(&card->write.irq_pending, 0, 1) == 0);
  1751. qeth_prepare_control_data(card, len, iob);
  1752. QETH_DBF_TEXT(trace, 6, "osnoirqp");
  1753. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1754. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1755. (addr_t) iob, 0, 0);
  1756. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1757. if (rc){
  1758. PRINT_WARN("qeth_osn_send_control_data: "
  1759. "ccw_device_start rc = %i\n", rc);
  1760. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1761. qeth_release_buffer(iob->channel, iob);
  1762. atomic_set(&card->write.irq_pending, 0);
  1763. wake_up(&card->wait_q);
  1764. }
  1765. return rc;
  1766. }
  1767. static inline void
  1768. qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1769. char prot_type)
  1770. {
  1771. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  1772. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data),&prot_type,1);
  1773. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  1774. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1775. }
  1776. static int
  1777. qeth_osn_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1778. int data_len)
  1779. {
  1780. u16 s1, s2;
  1781. QETH_DBF_TEXT(trace,4,"osndipa");
  1782. qeth_prepare_ipa_cmd(card, iob, QETH_PROT_OSN2);
  1783. s1 = (u16)(IPA_PDU_HEADER_SIZE + data_len);
  1784. s2 = (u16)data_len;
  1785. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  1786. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  1787. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  1788. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  1789. return qeth_osn_send_control_data(card, s1, iob);
  1790. }
  1791. static int
  1792. qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1793. int (*reply_cb)
  1794. (struct qeth_card *,struct qeth_reply*, unsigned long),
  1795. void *reply_param)
  1796. {
  1797. int rc;
  1798. char prot_type;
  1799. QETH_DBF_TEXT(trace,4,"sendipa");
  1800. if (card->options.layer2)
  1801. if (card->info.type == QETH_CARD_TYPE_OSN)
  1802. prot_type = QETH_PROT_OSN2;
  1803. else
  1804. prot_type = QETH_PROT_LAYER2;
  1805. else
  1806. prot_type = QETH_PROT_TCPIP;
  1807. qeth_prepare_ipa_cmd(card,iob,prot_type);
  1808. rc = qeth_send_control_data(card, IPA_CMD_LENGTH, iob,
  1809. reply_cb, reply_param);
  1810. return rc;
  1811. }
  1812. static int
  1813. qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1814. unsigned long data)
  1815. {
  1816. struct qeth_cmd_buffer *iob;
  1817. QETH_DBF_TEXT(setup, 2, "cmenblcb");
  1818. iob = (struct qeth_cmd_buffer *) data;
  1819. memcpy(&card->token.cm_filter_r,
  1820. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1821. QETH_MPC_TOKEN_LENGTH);
  1822. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1823. return 0;
  1824. }
  1825. static int
  1826. qeth_cm_enable(struct qeth_card *card)
  1827. {
  1828. int rc;
  1829. struct qeth_cmd_buffer *iob;
  1830. QETH_DBF_TEXT(setup,2,"cmenable");
  1831. iob = qeth_wait_for_buffer(&card->write);
  1832. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1833. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1834. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1835. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1836. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1837. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1838. qeth_cm_enable_cb, NULL);
  1839. return rc;
  1840. }
  1841. static int
  1842. qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1843. unsigned long data)
  1844. {
  1845. struct qeth_cmd_buffer *iob;
  1846. QETH_DBF_TEXT(setup, 2, "cmsetpcb");
  1847. iob = (struct qeth_cmd_buffer *) data;
  1848. memcpy(&card->token.cm_connection_r,
  1849. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1850. QETH_MPC_TOKEN_LENGTH);
  1851. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1852. return 0;
  1853. }
  1854. static int
  1855. qeth_cm_setup(struct qeth_card *card)
  1856. {
  1857. int rc;
  1858. struct qeth_cmd_buffer *iob;
  1859. QETH_DBF_TEXT(setup,2,"cmsetup");
  1860. iob = qeth_wait_for_buffer(&card->write);
  1861. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1862. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1863. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1864. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1865. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1866. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1867. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1868. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1869. qeth_cm_setup_cb, NULL);
  1870. return rc;
  1871. }
  1872. static int
  1873. qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1874. unsigned long data)
  1875. {
  1876. __u16 mtu, framesize;
  1877. __u16 len;
  1878. __u8 link_type;
  1879. struct qeth_cmd_buffer *iob;
  1880. QETH_DBF_TEXT(setup, 2, "ulpenacb");
  1881. iob = (struct qeth_cmd_buffer *) data;
  1882. memcpy(&card->token.ulp_filter_r,
  1883. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1884. QETH_MPC_TOKEN_LENGTH);
  1885. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1886. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1887. mtu = qeth_get_mtu_outof_framesize(framesize);
  1888. if (!mtu) {
  1889. iob->rc = -EINVAL;
  1890. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1891. return 0;
  1892. }
  1893. card->info.max_mtu = mtu;
  1894. card->info.initial_mtu = mtu;
  1895. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1896. } else {
  1897. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1898. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1899. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1900. }
  1901. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1902. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1903. memcpy(&link_type,
  1904. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1905. card->info.link_type = link_type;
  1906. } else
  1907. card->info.link_type = 0;
  1908. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1909. return 0;
  1910. }
  1911. static int
  1912. qeth_ulp_enable(struct qeth_card *card)
  1913. {
  1914. int rc;
  1915. char prot_type;
  1916. struct qeth_cmd_buffer *iob;
  1917. /*FIXME: trace view callbacks*/
  1918. QETH_DBF_TEXT(setup,2,"ulpenabl");
  1919. iob = qeth_wait_for_buffer(&card->write);
  1920. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1921. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1922. (__u8) card->info.portno;
  1923. if (card->options.layer2)
  1924. if (card->info.type == QETH_CARD_TYPE_OSN)
  1925. prot_type = QETH_PROT_OSN2;
  1926. else
  1927. prot_type = QETH_PROT_LAYER2;
  1928. else
  1929. prot_type = QETH_PROT_TCPIP;
  1930. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data),&prot_type,1);
  1931. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1932. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1933. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1934. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1935. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1936. card->info.portname, 9);
  1937. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1938. qeth_ulp_enable_cb, NULL);
  1939. return rc;
  1940. }
  1941. static int
  1942. qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1943. unsigned long data)
  1944. {
  1945. struct qeth_cmd_buffer *iob;
  1946. QETH_DBF_TEXT(setup, 2, "ulpstpcb");
  1947. iob = (struct qeth_cmd_buffer *) data;
  1948. memcpy(&card->token.ulp_connection_r,
  1949. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1950. QETH_MPC_TOKEN_LENGTH);
  1951. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1952. return 0;
  1953. }
  1954. static int
  1955. qeth_ulp_setup(struct qeth_card *card)
  1956. {
  1957. int rc;
  1958. __u16 temp;
  1959. struct qeth_cmd_buffer *iob;
  1960. struct ccw_dev_id dev_id;
  1961. QETH_DBF_TEXT(setup,2,"ulpsetup");
  1962. iob = qeth_wait_for_buffer(&card->write);
  1963. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1964. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1965. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1966. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1967. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1968. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1969. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1970. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  1971. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  1972. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1973. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1974. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1975. qeth_ulp_setup_cb, NULL);
  1976. return rc;
  1977. }
  1978. static inline int
  1979. qeth_check_qdio_errors(struct qdio_buffer *buf, unsigned int qdio_error,
  1980. unsigned int siga_error, const char *dbftext)
  1981. {
  1982. if (qdio_error || siga_error) {
  1983. QETH_DBF_TEXT(trace, 2, dbftext);
  1984. QETH_DBF_TEXT(qerr, 2, dbftext);
  1985. QETH_DBF_TEXT_(qerr, 2, " F15=%02X",
  1986. buf->element[15].flags & 0xff);
  1987. QETH_DBF_TEXT_(qerr, 2, " F14=%02X",
  1988. buf->element[14].flags & 0xff);
  1989. QETH_DBF_TEXT_(qerr, 2, " qerr=%X", qdio_error);
  1990. QETH_DBF_TEXT_(qerr, 2, " serr=%X", siga_error);
  1991. return 1;
  1992. }
  1993. return 0;
  1994. }
  1995. static struct sk_buff *
  1996. qeth_get_skb(unsigned int length, struct qeth_hdr *hdr)
  1997. {
  1998. struct sk_buff* skb;
  1999. int add_len;
  2000. add_len = 0;
  2001. if (hdr->hdr.osn.id == QETH_HEADER_TYPE_OSN)
  2002. add_len = sizeof(struct qeth_hdr);
  2003. #ifdef CONFIG_QETH_VLAN
  2004. else
  2005. add_len = VLAN_HLEN;
  2006. #endif
  2007. skb = dev_alloc_skb(length + add_len);
  2008. if (skb && add_len)
  2009. skb_reserve(skb, add_len);
  2010. return skb;
  2011. }
  2012. static inline int
  2013. qeth_create_skb_frag(struct qdio_buffer_element *element,
  2014. struct sk_buff **pskb,
  2015. int offset, int *pfrag, int data_len)
  2016. {
  2017. struct page *page = virt_to_page(element->addr);
  2018. if (*pfrag == 0) {
  2019. /* the upper protocol layers assume that there is data in the
  2020. * skb itself. Copy a small amount (64 bytes) to make them
  2021. * happy. */
  2022. *pskb = dev_alloc_skb(64 + QETH_FAKE_LL_LEN_ETH);
  2023. if (!(*pskb))
  2024. return -ENOMEM;
  2025. skb_reserve(*pskb, QETH_FAKE_LL_LEN_ETH);
  2026. if (data_len <= 64) {
  2027. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  2028. data_len);
  2029. } else {
  2030. get_page(page);
  2031. memcpy(skb_put(*pskb, 64), element->addr + offset, 64);
  2032. skb_fill_page_desc(*pskb, *pfrag, page, offset + 64,
  2033. data_len - 64);
  2034. (*pskb)->data_len += data_len - 64;
  2035. (*pskb)->len += data_len - 64;
  2036. (*pskb)->truesize += data_len - 64;
  2037. }
  2038. } else {
  2039. get_page(page);
  2040. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  2041. (*pskb)->data_len += data_len;
  2042. (*pskb)->len += data_len;
  2043. (*pskb)->truesize += data_len;
  2044. }
  2045. (*pfrag)++;
  2046. return 0;
  2047. }
  2048. static inline struct qeth_buffer_pool_entry *
  2049. qeth_find_free_buffer_pool_entry(struct qeth_card *card)
  2050. {
  2051. struct list_head *plh;
  2052. struct qeth_buffer_pool_entry *entry;
  2053. int i, free;
  2054. struct page *page;
  2055. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2056. return NULL;
  2057. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2058. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2059. free = 1;
  2060. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2061. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2062. free = 0;
  2063. break;
  2064. }
  2065. }
  2066. if (free) {
  2067. list_del_init(&entry->list);
  2068. return entry;
  2069. }
  2070. }
  2071. /* no free buffer in pool so take first one and swap pages */
  2072. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2073. struct qeth_buffer_pool_entry, list);
  2074. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2075. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2076. page = alloc_page(GFP_ATOMIC|GFP_DMA);
  2077. if (!page) {
  2078. return NULL;
  2079. } else {
  2080. free_page((unsigned long)entry->elements[i]);
  2081. entry->elements[i] = page_address(page);
  2082. if (card->options.performance_stats)
  2083. card->perf_stats.sg_alloc_page_rx++;
  2084. }
  2085. }
  2086. }
  2087. list_del_init(&entry->list);
  2088. return entry;
  2089. }
  2090. static struct sk_buff *
  2091. qeth_get_next_skb(struct qeth_card *card, struct qdio_buffer *buffer,
  2092. struct qdio_buffer_element **__element, int *__offset,
  2093. struct qeth_hdr **hdr)
  2094. {
  2095. struct qdio_buffer_element *element = *__element;
  2096. int offset = *__offset;
  2097. struct sk_buff *skb = NULL;
  2098. int skb_len;
  2099. void *data_ptr;
  2100. int data_len;
  2101. int use_rx_sg = 0;
  2102. int frag = 0;
  2103. QETH_DBF_TEXT(trace,6,"nextskb");
  2104. /* qeth_hdr must not cross element boundaries */
  2105. if (element->length < offset + sizeof(struct qeth_hdr)){
  2106. if (qeth_is_last_sbale(element))
  2107. return NULL;
  2108. element++;
  2109. offset = 0;
  2110. if (element->length < sizeof(struct qeth_hdr))
  2111. return NULL;
  2112. }
  2113. *hdr = element->addr + offset;
  2114. offset += sizeof(struct qeth_hdr);
  2115. if (card->options.layer2)
  2116. if (card->info.type == QETH_CARD_TYPE_OSN)
  2117. skb_len = (*hdr)->hdr.osn.pdu_length;
  2118. else
  2119. skb_len = (*hdr)->hdr.l2.pkt_length;
  2120. else
  2121. skb_len = (*hdr)->hdr.l3.length;
  2122. if (!skb_len)
  2123. return NULL;
  2124. if ((skb_len >= card->options.rx_sg_cb) &&
  2125. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  2126. (!atomic_read(&card->force_alloc_skb))) {
  2127. use_rx_sg = 1;
  2128. } else {
  2129. if (card->options.fake_ll) {
  2130. if (card->dev->type == ARPHRD_IEEE802_TR) {
  2131. if (!(skb = qeth_get_skb(skb_len +
  2132. QETH_FAKE_LL_LEN_TR, *hdr)))
  2133. goto no_mem;
  2134. skb_reserve(skb, QETH_FAKE_LL_LEN_TR);
  2135. } else {
  2136. if (!(skb = qeth_get_skb(skb_len +
  2137. QETH_FAKE_LL_LEN_ETH, *hdr)))
  2138. goto no_mem;
  2139. skb_reserve(skb, QETH_FAKE_LL_LEN_ETH);
  2140. }
  2141. } else {
  2142. skb = qeth_get_skb(skb_len, *hdr);
  2143. if (!skb)
  2144. goto no_mem;
  2145. }
  2146. }
  2147. data_ptr = element->addr + offset;
  2148. while (skb_len) {
  2149. data_len = min(skb_len, (int)(element->length - offset));
  2150. if (data_len) {
  2151. if (use_rx_sg) {
  2152. if (qeth_create_skb_frag(element, &skb, offset,
  2153. &frag, data_len))
  2154. goto no_mem;
  2155. } else {
  2156. memcpy(skb_put(skb, data_len), data_ptr,
  2157. data_len);
  2158. }
  2159. }
  2160. skb_len -= data_len;
  2161. if (skb_len){
  2162. if (qeth_is_last_sbale(element)){
  2163. QETH_DBF_TEXT(trace,4,"unexeob");
  2164. QETH_DBF_TEXT_(trace,4,"%s",CARD_BUS_ID(card));
  2165. QETH_DBF_TEXT(qerr,2,"unexeob");
  2166. QETH_DBF_TEXT_(qerr,2,"%s",CARD_BUS_ID(card));
  2167. QETH_DBF_HEX(misc,4,buffer,sizeof(*buffer));
  2168. dev_kfree_skb_any(skb);
  2169. card->stats.rx_errors++;
  2170. return NULL;
  2171. }
  2172. element++;
  2173. offset = 0;
  2174. data_ptr = element->addr;
  2175. } else {
  2176. offset += data_len;
  2177. }
  2178. }
  2179. *__element = element;
  2180. *__offset = offset;
  2181. if (use_rx_sg && card->options.performance_stats) {
  2182. card->perf_stats.sg_skbs_rx++;
  2183. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  2184. }
  2185. return skb;
  2186. no_mem:
  2187. if (net_ratelimit()){
  2188. PRINT_WARN("No memory for packet received on %s.\n",
  2189. QETH_CARD_IFNAME(card));
  2190. QETH_DBF_TEXT(trace,2,"noskbmem");
  2191. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2192. }
  2193. card->stats.rx_dropped++;
  2194. return NULL;
  2195. }
  2196. static __be16
  2197. qeth_type_trans(struct sk_buff *skb, struct net_device *dev)
  2198. {
  2199. struct qeth_card *card;
  2200. struct ethhdr *eth;
  2201. QETH_DBF_TEXT(trace,6,"typtrans");
  2202. card = (struct qeth_card *)dev->priv;
  2203. #ifdef CONFIG_TR
  2204. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  2205. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  2206. return tr_type_trans(skb,dev);
  2207. #endif /* CONFIG_TR */
  2208. skb_reset_mac_header(skb);
  2209. skb_pull(skb, ETH_HLEN );
  2210. eth = eth_hdr(skb);
  2211. if (*eth->h_dest & 1) {
  2212. if (memcmp(eth->h_dest, dev->broadcast, ETH_ALEN) == 0)
  2213. skb->pkt_type = PACKET_BROADCAST;
  2214. else
  2215. skb->pkt_type = PACKET_MULTICAST;
  2216. } else if (memcmp(eth->h_dest, dev->dev_addr, ETH_ALEN))
  2217. skb->pkt_type = PACKET_OTHERHOST;
  2218. if (ntohs(eth->h_proto) >= 1536)
  2219. return eth->h_proto;
  2220. if (*(unsigned short *) (skb->data) == 0xFFFF)
  2221. return htons(ETH_P_802_3);
  2222. return htons(ETH_P_802_2);
  2223. }
  2224. static void
  2225. qeth_rebuild_skb_fake_ll_tr(struct qeth_card *card, struct sk_buff *skb,
  2226. struct qeth_hdr *hdr)
  2227. {
  2228. struct trh_hdr *fake_hdr;
  2229. struct trllc *fake_llc;
  2230. struct iphdr *ip_hdr;
  2231. QETH_DBF_TEXT(trace,5,"skbfktr");
  2232. skb_set_mac_header(skb, -QETH_FAKE_LL_LEN_TR);
  2233. /* this is a fake ethernet header */
  2234. fake_hdr = tr_hdr(skb);
  2235. /* the destination MAC address */
  2236. switch (skb->pkt_type){
  2237. case PACKET_MULTICAST:
  2238. switch (skb->protocol){
  2239. #ifdef CONFIG_QETH_IPV6
  2240. case __constant_htons(ETH_P_IPV6):
  2241. ndisc_mc_map((struct in6_addr *)
  2242. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2243. fake_hdr->daddr, card->dev, 0);
  2244. break;
  2245. #endif /* CONFIG_QETH_IPV6 */
  2246. case __constant_htons(ETH_P_IP):
  2247. ip_hdr = (struct iphdr *)skb->data;
  2248. ip_tr_mc_map(ip_hdr->daddr, fake_hdr->daddr);
  2249. break;
  2250. default:
  2251. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2252. }
  2253. break;
  2254. case PACKET_BROADCAST:
  2255. memset(fake_hdr->daddr, 0xff, TR_ALEN);
  2256. break;
  2257. default:
  2258. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2259. }
  2260. /* the source MAC address */
  2261. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2262. memcpy(fake_hdr->saddr, &hdr->hdr.l3.dest_addr[2], TR_ALEN);
  2263. else
  2264. memset(fake_hdr->saddr, 0, TR_ALEN);
  2265. fake_hdr->rcf=0;
  2266. fake_llc = (struct trllc*)&(fake_hdr->rcf);
  2267. fake_llc->dsap = EXTENDED_SAP;
  2268. fake_llc->ssap = EXTENDED_SAP;
  2269. fake_llc->llc = UI_CMD;
  2270. fake_llc->protid[0] = 0;
  2271. fake_llc->protid[1] = 0;
  2272. fake_llc->protid[2] = 0;
  2273. fake_llc->ethertype = ETH_P_IP;
  2274. }
  2275. static void
  2276. qeth_rebuild_skb_fake_ll_eth(struct qeth_card *card, struct sk_buff *skb,
  2277. struct qeth_hdr *hdr)
  2278. {
  2279. struct ethhdr *fake_hdr;
  2280. struct iphdr *ip_hdr;
  2281. QETH_DBF_TEXT(trace,5,"skbfketh");
  2282. skb_set_mac_header(skb, -QETH_FAKE_LL_LEN_ETH);
  2283. /* this is a fake ethernet header */
  2284. fake_hdr = eth_hdr(skb);
  2285. /* the destination MAC address */
  2286. switch (skb->pkt_type){
  2287. case PACKET_MULTICAST:
  2288. switch (skb->protocol){
  2289. #ifdef CONFIG_QETH_IPV6
  2290. case __constant_htons(ETH_P_IPV6):
  2291. ndisc_mc_map((struct in6_addr *)
  2292. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2293. fake_hdr->h_dest, card->dev, 0);
  2294. break;
  2295. #endif /* CONFIG_QETH_IPV6 */
  2296. case __constant_htons(ETH_P_IP):
  2297. ip_hdr = (struct iphdr *)skb->data;
  2298. ip_eth_mc_map(ip_hdr->daddr, fake_hdr->h_dest);
  2299. break;
  2300. default:
  2301. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2302. }
  2303. break;
  2304. case PACKET_BROADCAST:
  2305. memset(fake_hdr->h_dest, 0xff, ETH_ALEN);
  2306. break;
  2307. default:
  2308. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2309. }
  2310. /* the source MAC address */
  2311. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2312. memcpy(fake_hdr->h_source, &hdr->hdr.l3.dest_addr[2], ETH_ALEN);
  2313. else
  2314. memset(fake_hdr->h_source, 0, ETH_ALEN);
  2315. /* the protocol */
  2316. fake_hdr->h_proto = skb->protocol;
  2317. }
  2318. static inline void
  2319. qeth_rebuild_skb_fake_ll(struct qeth_card *card, struct sk_buff *skb,
  2320. struct qeth_hdr *hdr)
  2321. {
  2322. if (card->dev->type == ARPHRD_IEEE802_TR)
  2323. qeth_rebuild_skb_fake_ll_tr(card, skb, hdr);
  2324. else
  2325. qeth_rebuild_skb_fake_ll_eth(card, skb, hdr);
  2326. }
  2327. static inline void
  2328. qeth_layer2_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2329. struct qeth_hdr *hdr)
  2330. {
  2331. skb->pkt_type = PACKET_HOST;
  2332. skb->protocol = qeth_type_trans(skb, skb->dev);
  2333. if (card->options.checksum_type == NO_CHECKSUMMING)
  2334. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2335. else
  2336. skb->ip_summed = CHECKSUM_NONE;
  2337. *((__u32 *)skb->cb) = ++card->seqno.pkt_seqno;
  2338. }
  2339. static __u16
  2340. qeth_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2341. struct qeth_hdr *hdr)
  2342. {
  2343. unsigned short vlan_id = 0;
  2344. #ifdef CONFIG_QETH_IPV6
  2345. if (hdr->hdr.l3.flags & QETH_HDR_PASSTHRU) {
  2346. skb->pkt_type = PACKET_HOST;
  2347. skb->protocol = qeth_type_trans(skb, card->dev);
  2348. return 0;
  2349. }
  2350. #endif /* CONFIG_QETH_IPV6 */
  2351. skb->protocol = htons((hdr->hdr.l3.flags & QETH_HDR_IPV6)? ETH_P_IPV6 :
  2352. ETH_P_IP);
  2353. switch (hdr->hdr.l3.flags & QETH_HDR_CAST_MASK){
  2354. case QETH_CAST_UNICAST:
  2355. skb->pkt_type = PACKET_HOST;
  2356. break;
  2357. case QETH_CAST_MULTICAST:
  2358. skb->pkt_type = PACKET_MULTICAST;
  2359. card->stats.multicast++;
  2360. break;
  2361. case QETH_CAST_BROADCAST:
  2362. skb->pkt_type = PACKET_BROADCAST;
  2363. card->stats.multicast++;
  2364. break;
  2365. case QETH_CAST_ANYCAST:
  2366. case QETH_CAST_NOCAST:
  2367. default:
  2368. skb->pkt_type = PACKET_HOST;
  2369. }
  2370. if (hdr->hdr.l3.ext_flags &
  2371. (QETH_HDR_EXT_VLAN_FRAME | QETH_HDR_EXT_INCLUDE_VLAN_TAG)) {
  2372. vlan_id = (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_VLAN_FRAME)?
  2373. hdr->hdr.l3.vlan_id : *((u16 *)&hdr->hdr.l3.dest_addr[12]);
  2374. }
  2375. if (card->options.fake_ll)
  2376. qeth_rebuild_skb_fake_ll(card, skb, hdr);
  2377. else
  2378. skb_reset_mac_header(skb);
  2379. skb->ip_summed = card->options.checksum_type;
  2380. if (card->options.checksum_type == HW_CHECKSUMMING){
  2381. if ( (hdr->hdr.l3.ext_flags &
  2382. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2383. QETH_HDR_EXT_CSUM_TRANSP_REQ)) ==
  2384. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2385. QETH_HDR_EXT_CSUM_TRANSP_REQ) )
  2386. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2387. else
  2388. skb->ip_summed = SW_CHECKSUMMING;
  2389. }
  2390. return vlan_id;
  2391. }
  2392. static void
  2393. qeth_process_inbound_buffer(struct qeth_card *card,
  2394. struct qeth_qdio_buffer *buf, int index)
  2395. {
  2396. struct qdio_buffer_element *element;
  2397. struct sk_buff *skb;
  2398. struct qeth_hdr *hdr;
  2399. int offset;
  2400. int rxrc;
  2401. __u16 vlan_tag = 0;
  2402. /* get first element of current buffer */
  2403. element = (struct qdio_buffer_element *)&buf->buffer->element[0];
  2404. offset = 0;
  2405. if (card->options.performance_stats)
  2406. card->perf_stats.bufs_rec++;
  2407. while((skb = qeth_get_next_skb(card, buf->buffer, &element,
  2408. &offset, &hdr))) {
  2409. skb->dev = card->dev;
  2410. if (hdr->hdr.l2.id == QETH_HEADER_TYPE_LAYER2)
  2411. qeth_layer2_rebuild_skb(card, skb, hdr);
  2412. else if (hdr->hdr.l3.id == QETH_HEADER_TYPE_LAYER3)
  2413. vlan_tag = qeth_rebuild_skb(card, skb, hdr);
  2414. else { /*in case of OSN*/
  2415. skb_push(skb, sizeof(struct qeth_hdr));
  2416. skb_copy_to_linear_data(skb, hdr,
  2417. sizeof(struct qeth_hdr));
  2418. }
  2419. /* is device UP ? */
  2420. if (!(card->dev->flags & IFF_UP)){
  2421. dev_kfree_skb_any(skb);
  2422. continue;
  2423. }
  2424. if (card->info.type == QETH_CARD_TYPE_OSN)
  2425. rxrc = card->osn_info.data_cb(skb);
  2426. else
  2427. #ifdef CONFIG_QETH_VLAN
  2428. if (vlan_tag)
  2429. if (card->vlangrp)
  2430. vlan_hwaccel_rx(skb, card->vlangrp, vlan_tag);
  2431. else {
  2432. dev_kfree_skb_any(skb);
  2433. continue;
  2434. }
  2435. else
  2436. #endif
  2437. rxrc = netif_rx(skb);
  2438. card->dev->last_rx = jiffies;
  2439. card->stats.rx_packets++;
  2440. card->stats.rx_bytes += skb->len;
  2441. }
  2442. }
  2443. static int
  2444. qeth_init_input_buffer(struct qeth_card *card, struct qeth_qdio_buffer *buf)
  2445. {
  2446. struct qeth_buffer_pool_entry *pool_entry;
  2447. int i;
  2448. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2449. if (!pool_entry)
  2450. return 1;
  2451. /*
  2452. * since the buffer is accessed only from the input_tasklet
  2453. * there shouldn't be a need to synchronize; also, since we use
  2454. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2455. * buffers
  2456. */
  2457. BUG_ON(!pool_entry);
  2458. buf->pool_entry = pool_entry;
  2459. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  2460. buf->buffer->element[i].length = PAGE_SIZE;
  2461. buf->buffer->element[i].addr = pool_entry->elements[i];
  2462. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2463. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2464. else
  2465. buf->buffer->element[i].flags = 0;
  2466. }
  2467. buf->state = QETH_QDIO_BUF_EMPTY;
  2468. return 0;
  2469. }
  2470. static void
  2471. qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  2472. struct qeth_qdio_out_buffer *buf)
  2473. {
  2474. int i;
  2475. struct sk_buff *skb;
  2476. /* is PCI flag set on buffer? */
  2477. if (buf->buffer->element[0].flags & 0x40)
  2478. atomic_dec(&queue->set_pci_flags_count);
  2479. while ((skb = skb_dequeue(&buf->skb_list))){
  2480. atomic_dec(&skb->users);
  2481. dev_kfree_skb_any(skb);
  2482. }
  2483. qeth_eddp_buf_release_contexts(buf);
  2484. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i){
  2485. buf->buffer->element[i].length = 0;
  2486. buf->buffer->element[i].addr = NULL;
  2487. buf->buffer->element[i].flags = 0;
  2488. }
  2489. buf->next_element_to_fill = 0;
  2490. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  2491. }
  2492. static void
  2493. qeth_queue_input_buffer(struct qeth_card *card, int index)
  2494. {
  2495. struct qeth_qdio_q *queue = card->qdio.in_q;
  2496. int count;
  2497. int i;
  2498. int rc;
  2499. int newcount = 0;
  2500. QETH_DBF_TEXT(trace,6,"queinbuf");
  2501. count = (index < queue->next_buf_to_init)?
  2502. card->qdio.in_buf_pool.buf_count -
  2503. (queue->next_buf_to_init - index) :
  2504. card->qdio.in_buf_pool.buf_count -
  2505. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2506. /* only requeue at a certain threshold to avoid SIGAs */
  2507. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)){
  2508. for (i = queue->next_buf_to_init;
  2509. i < queue->next_buf_to_init + count; ++i) {
  2510. if (qeth_init_input_buffer(card,
  2511. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2512. break;
  2513. } else {
  2514. newcount++;
  2515. }
  2516. }
  2517. if (newcount < count) {
  2518. /* we are in memory shortage so we switch back to
  2519. traditional skb allocation and drop packages */
  2520. if (atomic_cmpxchg(&card->force_alloc_skb, 0, 1))
  2521. printk(KERN_WARNING
  2522. "qeth: switch to alloc skb\n");
  2523. count = newcount;
  2524. } else {
  2525. if (atomic_cmpxchg(&card->force_alloc_skb, 1, 0))
  2526. printk(KERN_WARNING "qeth: switch to sg\n");
  2527. }
  2528. /*
  2529. * according to old code it should be avoided to requeue all
  2530. * 128 buffers in order to benefit from PCI avoidance.
  2531. * this function keeps at least one buffer (the buffer at
  2532. * 'index') un-requeued -> this buffer is the first buffer that
  2533. * will be requeued the next time
  2534. */
  2535. if (card->options.performance_stats) {
  2536. card->perf_stats.inbound_do_qdio_cnt++;
  2537. card->perf_stats.inbound_do_qdio_start_time =
  2538. qeth_get_micros();
  2539. }
  2540. rc = do_QDIO(CARD_DDEV(card),
  2541. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2542. 0, queue->next_buf_to_init, count, NULL);
  2543. if (card->options.performance_stats)
  2544. card->perf_stats.inbound_do_qdio_time +=
  2545. qeth_get_micros() -
  2546. card->perf_stats.inbound_do_qdio_start_time;
  2547. if (rc){
  2548. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2549. "return %i (device %s).\n",
  2550. rc, CARD_DDEV_ID(card));
  2551. QETH_DBF_TEXT(trace,2,"qinberr");
  2552. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2553. }
  2554. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2555. QDIO_MAX_BUFFERS_PER_Q;
  2556. }
  2557. }
  2558. static inline void
  2559. qeth_put_buffer_pool_entry(struct qeth_card *card,
  2560. struct qeth_buffer_pool_entry *entry)
  2561. {
  2562. QETH_DBF_TEXT(trace, 6, "ptbfplen");
  2563. list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
  2564. }
  2565. static void
  2566. qeth_qdio_input_handler(struct ccw_device * ccwdev, unsigned int status,
  2567. unsigned int qdio_err, unsigned int siga_err,
  2568. unsigned int queue, int first_element, int count,
  2569. unsigned long card_ptr)
  2570. {
  2571. struct net_device *net_dev;
  2572. struct qeth_card *card;
  2573. struct qeth_qdio_buffer *buffer;
  2574. int index;
  2575. int i;
  2576. QETH_DBF_TEXT(trace, 6, "qdinput");
  2577. card = (struct qeth_card *) card_ptr;
  2578. net_dev = card->dev;
  2579. if (card->options.performance_stats) {
  2580. card->perf_stats.inbound_cnt++;
  2581. card->perf_stats.inbound_start_time = qeth_get_micros();
  2582. }
  2583. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2584. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2585. QETH_DBF_TEXT(trace, 1,"qdinchk");
  2586. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2587. QETH_DBF_TEXT_(trace,1,"%04X%04X",first_element,count);
  2588. QETH_DBF_TEXT_(trace,1,"%04X%04X", queue, status);
  2589. qeth_schedule_recovery(card);
  2590. return;
  2591. }
  2592. }
  2593. for (i = first_element; i < (first_element + count); ++i) {
  2594. index = i % QDIO_MAX_BUFFERS_PER_Q;
  2595. buffer = &card->qdio.in_q->bufs[index];
  2596. if (!((status & QDIO_STATUS_LOOK_FOR_ERROR) &&
  2597. qeth_check_qdio_errors(buffer->buffer,
  2598. qdio_err, siga_err,"qinerr")))
  2599. qeth_process_inbound_buffer(card, buffer, index);
  2600. /* clear buffer and give back to hardware */
  2601. qeth_put_buffer_pool_entry(card, buffer->pool_entry);
  2602. qeth_queue_input_buffer(card, index);
  2603. }
  2604. if (card->options.performance_stats)
  2605. card->perf_stats.inbound_time += qeth_get_micros() -
  2606. card->perf_stats.inbound_start_time;
  2607. }
  2608. static int
  2609. qeth_handle_send_error(struct qeth_card *card,
  2610. struct qeth_qdio_out_buffer *buffer,
  2611. unsigned int qdio_err, unsigned int siga_err)
  2612. {
  2613. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2614. int cc = siga_err & 3;
  2615. QETH_DBF_TEXT(trace, 6, "hdsnderr");
  2616. qeth_check_qdio_errors(buffer->buffer, qdio_err, siga_err, "qouterr");
  2617. switch (cc) {
  2618. case 0:
  2619. if (qdio_err){
  2620. QETH_DBF_TEXT(trace, 1,"lnkfail");
  2621. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2622. QETH_DBF_TEXT_(trace,1,"%04x %02x",
  2623. (u16)qdio_err, (u8)sbalf15);
  2624. return QETH_SEND_ERROR_LINK_FAILURE;
  2625. }
  2626. return QETH_SEND_ERROR_NONE;
  2627. case 2:
  2628. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2629. QETH_DBF_TEXT(trace, 1, "SIGAcc2B");
  2630. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2631. return QETH_SEND_ERROR_KICK_IT;
  2632. }
  2633. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2634. return QETH_SEND_ERROR_RETRY;
  2635. return QETH_SEND_ERROR_LINK_FAILURE;
  2636. /* look at qdio_error and sbalf 15 */
  2637. case 1:
  2638. QETH_DBF_TEXT(trace, 1, "SIGAcc1");
  2639. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2640. return QETH_SEND_ERROR_LINK_FAILURE;
  2641. case 3:
  2642. default:
  2643. QETH_DBF_TEXT(trace, 1, "SIGAcc3");
  2644. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2645. return QETH_SEND_ERROR_KICK_IT;
  2646. }
  2647. }
  2648. void
  2649. qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2650. int index, int count)
  2651. {
  2652. struct qeth_qdio_out_buffer *buf;
  2653. int rc;
  2654. int i;
  2655. unsigned int qdio_flags;
  2656. QETH_DBF_TEXT(trace, 6, "flushbuf");
  2657. for (i = index; i < index + count; ++i) {
  2658. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2659. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2660. SBAL_FLAGS_LAST_ENTRY;
  2661. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2662. continue;
  2663. if (!queue->do_pack){
  2664. if ((atomic_read(&queue->used_buffers) >=
  2665. (QETH_HIGH_WATERMARK_PACK -
  2666. QETH_WATERMARK_PACK_FUZZ)) &&
  2667. !atomic_read(&queue->set_pci_flags_count)){
  2668. /* it's likely that we'll go to packing
  2669. * mode soon */
  2670. atomic_inc(&queue->set_pci_flags_count);
  2671. buf->buffer->element[0].flags |= 0x40;
  2672. }
  2673. } else {
  2674. if (!atomic_read(&queue->set_pci_flags_count)){
  2675. /*
  2676. * there's no outstanding PCI any more, so we
  2677. * have to request a PCI to be sure that the PCI
  2678. * will wake at some time in the future then we
  2679. * can flush packed buffers that might still be
  2680. * hanging around, which can happen if no
  2681. * further send was requested by the stack
  2682. */
  2683. atomic_inc(&queue->set_pci_flags_count);
  2684. buf->buffer->element[0].flags |= 0x40;
  2685. }
  2686. }
  2687. }
  2688. queue->card->dev->trans_start = jiffies;
  2689. if (queue->card->options.performance_stats) {
  2690. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2691. queue->card->perf_stats.outbound_do_qdio_start_time =
  2692. qeth_get_micros();
  2693. }
  2694. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2695. if (under_int)
  2696. qdio_flags |= QDIO_FLAG_UNDER_INTERRUPT;
  2697. if (atomic_read(&queue->set_pci_flags_count))
  2698. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2699. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2700. queue->queue_no, index, count, NULL);
  2701. if (queue->card->options.performance_stats)
  2702. queue->card->perf_stats.outbound_do_qdio_time +=
  2703. qeth_get_micros() -
  2704. queue->card->perf_stats.outbound_do_qdio_start_time;
  2705. if (rc){
  2706. QETH_DBF_TEXT(trace, 2, "flushbuf");
  2707. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  2708. QETH_DBF_TEXT_(trace, 2, "%s", CARD_DDEV_ID(queue->card));
  2709. queue->card->stats.tx_errors += count;
  2710. /* this must not happen under normal circumstances. if it
  2711. * happens something is really wrong -> recover */
  2712. qeth_schedule_recovery(queue->card);
  2713. return;
  2714. }
  2715. atomic_add(count, &queue->used_buffers);
  2716. if (queue->card->options.performance_stats)
  2717. queue->card->perf_stats.bufs_sent += count;
  2718. }
  2719. /*
  2720. * Switched to packing state if the number of used buffers on a queue
  2721. * reaches a certain limit.
  2722. */
  2723. static void
  2724. qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2725. {
  2726. if (!queue->do_pack) {
  2727. if (atomic_read(&queue->used_buffers)
  2728. >= QETH_HIGH_WATERMARK_PACK){
  2729. /* switch non-PACKING -> PACKING */
  2730. QETH_DBF_TEXT(trace, 6, "np->pack");
  2731. if (queue->card->options.performance_stats)
  2732. queue->card->perf_stats.sc_dp_p++;
  2733. queue->do_pack = 1;
  2734. }
  2735. }
  2736. }
  2737. /*
  2738. * Switches from packing to non-packing mode. If there is a packing
  2739. * buffer on the queue this buffer will be prepared to be flushed.
  2740. * In that case 1 is returned to inform the caller. If no buffer
  2741. * has to be flushed, zero is returned.
  2742. */
  2743. static int
  2744. qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2745. {
  2746. struct qeth_qdio_out_buffer *buffer;
  2747. int flush_count = 0;
  2748. if (queue->do_pack) {
  2749. if (atomic_read(&queue->used_buffers)
  2750. <= QETH_LOW_WATERMARK_PACK) {
  2751. /* switch PACKING -> non-PACKING */
  2752. QETH_DBF_TEXT(trace, 6, "pack->np");
  2753. if (queue->card->options.performance_stats)
  2754. queue->card->perf_stats.sc_p_dp++;
  2755. queue->do_pack = 0;
  2756. /* flush packing buffers */
  2757. buffer = &queue->bufs[queue->next_buf_to_fill];
  2758. if ((atomic_read(&buffer->state) ==
  2759. QETH_QDIO_BUF_EMPTY) &&
  2760. (buffer->next_element_to_fill > 0)) {
  2761. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  2762. flush_count++;
  2763. queue->next_buf_to_fill =
  2764. (queue->next_buf_to_fill + 1) %
  2765. QDIO_MAX_BUFFERS_PER_Q;
  2766. }
  2767. }
  2768. }
  2769. return flush_count;
  2770. }
  2771. /*
  2772. * Called to flush a packing buffer if no more pci flags are on the queue.
  2773. * Checks if there is a packing buffer and prepares it to be flushed.
  2774. * In that case returns 1, otherwise zero.
  2775. */
  2776. static int
  2777. qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2778. {
  2779. struct qeth_qdio_out_buffer *buffer;
  2780. buffer = &queue->bufs[queue->next_buf_to_fill];
  2781. if((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2782. (buffer->next_element_to_fill > 0)){
  2783. /* it's a packing buffer */
  2784. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2785. queue->next_buf_to_fill =
  2786. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2787. return 1;
  2788. }
  2789. return 0;
  2790. }
  2791. static void
  2792. qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2793. {
  2794. int index;
  2795. int flush_cnt = 0;
  2796. int q_was_packing = 0;
  2797. /*
  2798. * check if weed have to switch to non-packing mode or if
  2799. * we have to get a pci flag out on the queue
  2800. */
  2801. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2802. !atomic_read(&queue->set_pci_flags_count)){
  2803. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2804. QETH_OUT_Q_UNLOCKED) {
  2805. /*
  2806. * If we get in here, there was no action in
  2807. * do_send_packet. So, we check if there is a
  2808. * packing buffer to be flushed here.
  2809. */
  2810. netif_stop_queue(queue->card->dev);
  2811. index = queue->next_buf_to_fill;
  2812. q_was_packing = queue->do_pack;
  2813. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2814. if (!flush_cnt &&
  2815. !atomic_read(&queue->set_pci_flags_count))
  2816. flush_cnt +=
  2817. qeth_flush_buffers_on_no_pci(queue);
  2818. if (queue->card->options.performance_stats &&
  2819. q_was_packing)
  2820. queue->card->perf_stats.bufs_sent_pack +=
  2821. flush_cnt;
  2822. if (flush_cnt)
  2823. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2824. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2825. }
  2826. }
  2827. }
  2828. static void
  2829. qeth_qdio_output_handler(struct ccw_device * ccwdev, unsigned int status,
  2830. unsigned int qdio_error, unsigned int siga_error,
  2831. unsigned int __queue, int first_element, int count,
  2832. unsigned long card_ptr)
  2833. {
  2834. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2835. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2836. struct qeth_qdio_out_buffer *buffer;
  2837. int i;
  2838. QETH_DBF_TEXT(trace, 6, "qdouhdl");
  2839. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2840. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2841. QETH_DBF_TEXT(trace, 2, "achkcond");
  2842. QETH_DBF_TEXT_(trace, 2, "%s", CARD_BUS_ID(card));
  2843. QETH_DBF_TEXT_(trace, 2, "%08x", status);
  2844. netif_stop_queue(card->dev);
  2845. qeth_schedule_recovery(card);
  2846. return;
  2847. }
  2848. }
  2849. if (card->options.performance_stats) {
  2850. card->perf_stats.outbound_handler_cnt++;
  2851. card->perf_stats.outbound_handler_start_time =
  2852. qeth_get_micros();
  2853. }
  2854. for(i = first_element; i < (first_element + count); ++i){
  2855. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2856. /*we only handle the KICK_IT error by doing a recovery */
  2857. if (qeth_handle_send_error(card, buffer,
  2858. qdio_error, siga_error)
  2859. == QETH_SEND_ERROR_KICK_IT){
  2860. netif_stop_queue(card->dev);
  2861. qeth_schedule_recovery(card);
  2862. return;
  2863. }
  2864. qeth_clear_output_buffer(queue, buffer);
  2865. }
  2866. atomic_sub(count, &queue->used_buffers);
  2867. /* check if we need to do something on this outbound queue */
  2868. if (card->info.type != QETH_CARD_TYPE_IQD)
  2869. qeth_check_outbound_queue(queue);
  2870. netif_wake_queue(queue->card->dev);
  2871. if (card->options.performance_stats)
  2872. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2873. card->perf_stats.outbound_handler_start_time;
  2874. }
  2875. static void
  2876. qeth_create_qib_param_field(struct qeth_card *card, char *param_field)
  2877. {
  2878. param_field[0] = _ascebc['P'];
  2879. param_field[1] = _ascebc['C'];
  2880. param_field[2] = _ascebc['I'];
  2881. param_field[3] = _ascebc['T'];
  2882. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2883. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2884. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2885. }
  2886. static void
  2887. qeth_create_qib_param_field_blkt(struct qeth_card *card, char *param_field)
  2888. {
  2889. param_field[16] = _ascebc['B'];
  2890. param_field[17] = _ascebc['L'];
  2891. param_field[18] = _ascebc['K'];
  2892. param_field[19] = _ascebc['T'];
  2893. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2894. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2895. *((unsigned int *) (&param_field[28])) = card->info.blkt.inter_packet_jumbo;
  2896. }
  2897. static void
  2898. qeth_initialize_working_pool_list(struct qeth_card *card)
  2899. {
  2900. struct qeth_buffer_pool_entry *entry;
  2901. QETH_DBF_TEXT(trace,5,"inwrklst");
  2902. list_for_each_entry(entry,
  2903. &card->qdio.init_pool.entry_list, init_list) {
  2904. qeth_put_buffer_pool_entry(card,entry);
  2905. }
  2906. }
  2907. static void
  2908. qeth_clear_working_pool_list(struct qeth_card *card)
  2909. {
  2910. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2911. QETH_DBF_TEXT(trace,5,"clwrklst");
  2912. list_for_each_entry_safe(pool_entry, tmp,
  2913. &card->qdio.in_buf_pool.entry_list, list){
  2914. list_del(&pool_entry->list);
  2915. }
  2916. }
  2917. static void
  2918. qeth_free_buffer_pool(struct qeth_card *card)
  2919. {
  2920. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2921. int i=0;
  2922. QETH_DBF_TEXT(trace,5,"freepool");
  2923. list_for_each_entry_safe(pool_entry, tmp,
  2924. &card->qdio.init_pool.entry_list, init_list){
  2925. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  2926. free_page((unsigned long)pool_entry->elements[i]);
  2927. list_del(&pool_entry->init_list);
  2928. kfree(pool_entry);
  2929. }
  2930. }
  2931. static int
  2932. qeth_alloc_buffer_pool(struct qeth_card *card)
  2933. {
  2934. struct qeth_buffer_pool_entry *pool_entry;
  2935. void *ptr;
  2936. int i, j;
  2937. QETH_DBF_TEXT(trace,5,"alocpool");
  2938. for (i = 0; i < card->qdio.init_pool.buf_count; ++i){
  2939. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  2940. if (!pool_entry){
  2941. qeth_free_buffer_pool(card);
  2942. return -ENOMEM;
  2943. }
  2944. for(j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j){
  2945. ptr = (void *) __get_free_page(GFP_KERNEL|GFP_DMA);
  2946. if (!ptr) {
  2947. while (j > 0)
  2948. free_page((unsigned long)
  2949. pool_entry->elements[--j]);
  2950. kfree(pool_entry);
  2951. qeth_free_buffer_pool(card);
  2952. return -ENOMEM;
  2953. }
  2954. pool_entry->elements[j] = ptr;
  2955. }
  2956. list_add(&pool_entry->init_list,
  2957. &card->qdio.init_pool.entry_list);
  2958. }
  2959. return 0;
  2960. }
  2961. int
  2962. qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  2963. {
  2964. QETH_DBF_TEXT(trace, 2, "realcbp");
  2965. if ((card->state != CARD_STATE_DOWN) &&
  2966. (card->state != CARD_STATE_RECOVER))
  2967. return -EPERM;
  2968. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  2969. qeth_clear_working_pool_list(card);
  2970. qeth_free_buffer_pool(card);
  2971. card->qdio.in_buf_pool.buf_count = bufcnt;
  2972. card->qdio.init_pool.buf_count = bufcnt;
  2973. return qeth_alloc_buffer_pool(card);
  2974. }
  2975. static int
  2976. qeth_alloc_qdio_buffers(struct qeth_card *card)
  2977. {
  2978. int i, j;
  2979. QETH_DBF_TEXT(setup, 2, "allcqdbf");
  2980. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  2981. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  2982. return 0;
  2983. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  2984. GFP_KERNEL|GFP_DMA);
  2985. if (!card->qdio.in_q)
  2986. goto out_nomem;
  2987. QETH_DBF_TEXT(setup, 2, "inq");
  2988. QETH_DBF_HEX(setup, 2, &card->qdio.in_q, sizeof(void *));
  2989. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2990. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2991. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  2992. card->qdio.in_q->bufs[i].buffer =
  2993. &card->qdio.in_q->qdio_bufs[i];
  2994. /* inbound buffer pool */
  2995. if (qeth_alloc_buffer_pool(card))
  2996. goto out_freeinq;
  2997. /* outbound */
  2998. card->qdio.out_qs =
  2999. kmalloc(card->qdio.no_out_queues *
  3000. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  3001. if (!card->qdio.out_qs)
  3002. goto out_freepool;
  3003. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  3004. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  3005. GFP_KERNEL|GFP_DMA);
  3006. if (!card->qdio.out_qs[i])
  3007. goto out_freeoutq;
  3008. QETH_DBF_TEXT_(setup, 2, "outq %i", i);
  3009. QETH_DBF_HEX(setup, 2, &card->qdio.out_qs[i], sizeof(void *));
  3010. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  3011. card->qdio.out_qs[i]->queue_no = i;
  3012. /* give outbound qeth_qdio_buffers their qdio_buffers */
  3013. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  3014. card->qdio.out_qs[i]->bufs[j].buffer =
  3015. &card->qdio.out_qs[i]->qdio_bufs[j];
  3016. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  3017. skb_list);
  3018. lockdep_set_class(
  3019. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  3020. &qdio_out_skb_queue_key);
  3021. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  3022. }
  3023. }
  3024. return 0;
  3025. out_freeoutq:
  3026. while (i > 0)
  3027. kfree(card->qdio.out_qs[--i]);
  3028. kfree(card->qdio.out_qs);
  3029. out_freepool:
  3030. qeth_free_buffer_pool(card);
  3031. out_freeinq:
  3032. kfree(card->qdio.in_q);
  3033. out_nomem:
  3034. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  3035. return -ENOMEM;
  3036. }
  3037. static void
  3038. qeth_free_qdio_buffers(struct qeth_card *card)
  3039. {
  3040. int i, j;
  3041. QETH_DBF_TEXT(trace, 2, "freeqdbf");
  3042. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  3043. QETH_QDIO_UNINITIALIZED)
  3044. return;
  3045. kfree(card->qdio.in_q);
  3046. /* inbound buffer pool */
  3047. qeth_free_buffer_pool(card);
  3048. /* free outbound qdio_qs */
  3049. for (i = 0; i < card->qdio.no_out_queues; ++i){
  3050. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  3051. qeth_clear_output_buffer(card->qdio.out_qs[i],
  3052. &card->qdio.out_qs[i]->bufs[j]);
  3053. kfree(card->qdio.out_qs[i]);
  3054. }
  3055. kfree(card->qdio.out_qs);
  3056. }
  3057. static void
  3058. qeth_clear_qdio_buffers(struct qeth_card *card)
  3059. {
  3060. int i, j;
  3061. QETH_DBF_TEXT(trace, 2, "clearqdbf");
  3062. /* clear outbound buffers to free skbs */
  3063. for (i = 0; i < card->qdio.no_out_queues; ++i)
  3064. if (card->qdio.out_qs[i]){
  3065. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  3066. qeth_clear_output_buffer(card->qdio.out_qs[i],
  3067. &card->qdio.out_qs[i]->bufs[j]);
  3068. }
  3069. }
  3070. static void
  3071. qeth_init_qdio_info(struct qeth_card *card)
  3072. {
  3073. QETH_DBF_TEXT(setup, 4, "intqdinf");
  3074. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  3075. /* inbound */
  3076. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  3077. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  3078. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  3079. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  3080. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  3081. }
  3082. static int
  3083. qeth_init_qdio_queues(struct qeth_card *card)
  3084. {
  3085. int i, j;
  3086. int rc;
  3087. QETH_DBF_TEXT(setup, 2, "initqdqs");
  3088. /* inbound queue */
  3089. memset(card->qdio.in_q->qdio_bufs, 0,
  3090. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  3091. qeth_initialize_working_pool_list(card);
  3092. /*give only as many buffers to hardware as we have buffer pool entries*/
  3093. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  3094. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  3095. card->qdio.in_q->next_buf_to_init = card->qdio.in_buf_pool.buf_count - 1;
  3096. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  3097. card->qdio.in_buf_pool.buf_count - 1, NULL);
  3098. if (rc) {
  3099. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3100. return rc;
  3101. }
  3102. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  3103. if (rc) {
  3104. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3105. return rc;
  3106. }
  3107. /* outbound queue */
  3108. for (i = 0; i < card->qdio.no_out_queues; ++i){
  3109. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  3110. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  3111. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  3112. qeth_clear_output_buffer(card->qdio.out_qs[i],
  3113. &card->qdio.out_qs[i]->bufs[j]);
  3114. }
  3115. card->qdio.out_qs[i]->card = card;
  3116. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  3117. card->qdio.out_qs[i]->do_pack = 0;
  3118. atomic_set(&card->qdio.out_qs[i]->used_buffers,0);
  3119. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  3120. atomic_set(&card->qdio.out_qs[i]->state,
  3121. QETH_OUT_Q_UNLOCKED);
  3122. }
  3123. return 0;
  3124. }
  3125. static int
  3126. qeth_qdio_establish(struct qeth_card *card)
  3127. {
  3128. struct qdio_initialize init_data;
  3129. char *qib_param_field;
  3130. struct qdio_buffer **in_sbal_ptrs;
  3131. struct qdio_buffer **out_sbal_ptrs;
  3132. int i, j, k;
  3133. int rc = 0;
  3134. QETH_DBF_TEXT(setup, 2, "qdioest");
  3135. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3136. GFP_KERNEL);
  3137. if (!qib_param_field)
  3138. return -ENOMEM;
  3139. qeth_create_qib_param_field(card, qib_param_field);
  3140. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3141. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3142. GFP_KERNEL);
  3143. if (!in_sbal_ptrs) {
  3144. kfree(qib_param_field);
  3145. return -ENOMEM;
  3146. }
  3147. for(i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3148. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3149. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3150. out_sbal_ptrs =
  3151. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3152. sizeof(void *), GFP_KERNEL);
  3153. if (!out_sbal_ptrs) {
  3154. kfree(in_sbal_ptrs);
  3155. kfree(qib_param_field);
  3156. return -ENOMEM;
  3157. }
  3158. for(i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3159. for(j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k){
  3160. out_sbal_ptrs[k] = (struct qdio_buffer *)
  3161. virt_to_phys(card->qdio.out_qs[i]->
  3162. bufs[j].buffer);
  3163. }
  3164. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3165. init_data.cdev = CARD_DDEV(card);
  3166. init_data.q_format = qeth_get_qdio_q_format(card);
  3167. init_data.qib_param_field_format = 0;
  3168. init_data.qib_param_field = qib_param_field;
  3169. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  3170. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  3171. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  3172. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  3173. init_data.no_input_qs = 1;
  3174. init_data.no_output_qs = card->qdio.no_out_queues;
  3175. init_data.input_handler = (qdio_handler_t *)
  3176. qeth_qdio_input_handler;
  3177. init_data.output_handler = (qdio_handler_t *)
  3178. qeth_qdio_output_handler;
  3179. init_data.int_parm = (unsigned long) card;
  3180. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3181. QDIO_OUTBOUND_0COPY_SBALS |
  3182. QDIO_USE_OUTBOUND_PCIS;
  3183. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3184. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3185. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  3186. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED)
  3187. if ((rc = qdio_initialize(&init_data)))
  3188. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3189. kfree(out_sbal_ptrs);
  3190. kfree(in_sbal_ptrs);
  3191. kfree(qib_param_field);
  3192. return rc;
  3193. }
  3194. static int
  3195. qeth_qdio_activate(struct qeth_card *card)
  3196. {
  3197. QETH_DBF_TEXT(setup,3,"qdioact");
  3198. return qdio_activate(CARD_DDEV(card), 0);
  3199. }
  3200. static int
  3201. qeth_clear_channel(struct qeth_channel *channel)
  3202. {
  3203. unsigned long flags;
  3204. struct qeth_card *card;
  3205. int rc;
  3206. QETH_DBF_TEXT(trace,3,"clearch");
  3207. card = CARD_FROM_CDEV(channel->ccwdev);
  3208. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3209. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  3210. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3211. if (rc)
  3212. return rc;
  3213. rc = wait_event_interruptible_timeout(card->wait_q,
  3214. channel->state==CH_STATE_STOPPED, QETH_TIMEOUT);
  3215. if (rc == -ERESTARTSYS)
  3216. return rc;
  3217. if (channel->state != CH_STATE_STOPPED)
  3218. return -ETIME;
  3219. channel->state = CH_STATE_DOWN;
  3220. return 0;
  3221. }
  3222. static int
  3223. qeth_halt_channel(struct qeth_channel *channel)
  3224. {
  3225. unsigned long flags;
  3226. struct qeth_card *card;
  3227. int rc;
  3228. QETH_DBF_TEXT(trace,3,"haltch");
  3229. card = CARD_FROM_CDEV(channel->ccwdev);
  3230. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3231. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  3232. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3233. if (rc)
  3234. return rc;
  3235. rc = wait_event_interruptible_timeout(card->wait_q,
  3236. channel->state==CH_STATE_HALTED, QETH_TIMEOUT);
  3237. if (rc == -ERESTARTSYS)
  3238. return rc;
  3239. if (channel->state != CH_STATE_HALTED)
  3240. return -ETIME;
  3241. return 0;
  3242. }
  3243. static int
  3244. qeth_halt_channels(struct qeth_card *card)
  3245. {
  3246. int rc1 = 0, rc2=0, rc3 = 0;
  3247. QETH_DBF_TEXT(trace,3,"haltchs");
  3248. rc1 = qeth_halt_channel(&card->read);
  3249. rc2 = qeth_halt_channel(&card->write);
  3250. rc3 = qeth_halt_channel(&card->data);
  3251. if (rc1)
  3252. return rc1;
  3253. if (rc2)
  3254. return rc2;
  3255. return rc3;
  3256. }
  3257. static int
  3258. qeth_clear_channels(struct qeth_card *card)
  3259. {
  3260. int rc1 = 0, rc2=0, rc3 = 0;
  3261. QETH_DBF_TEXT(trace,3,"clearchs");
  3262. rc1 = qeth_clear_channel(&card->read);
  3263. rc2 = qeth_clear_channel(&card->write);
  3264. rc3 = qeth_clear_channel(&card->data);
  3265. if (rc1)
  3266. return rc1;
  3267. if (rc2)
  3268. return rc2;
  3269. return rc3;
  3270. }
  3271. static int
  3272. qeth_clear_halt_card(struct qeth_card *card, int halt)
  3273. {
  3274. int rc = 0;
  3275. QETH_DBF_TEXT(trace,3,"clhacrd");
  3276. QETH_DBF_HEX(trace, 3, &card, sizeof(void *));
  3277. if (halt)
  3278. rc = qeth_halt_channels(card);
  3279. if (rc)
  3280. return rc;
  3281. return qeth_clear_channels(card);
  3282. }
  3283. static int
  3284. qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  3285. {
  3286. int rc = 0;
  3287. QETH_DBF_TEXT(trace,3,"qdioclr");
  3288. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  3289. QETH_QDIO_CLEANING)) {
  3290. case QETH_QDIO_ESTABLISHED:
  3291. if ((rc = qdio_cleanup(CARD_DDEV(card),
  3292. (card->info.type == QETH_CARD_TYPE_IQD) ?
  3293. QDIO_FLAG_CLEANUP_USING_HALT :
  3294. QDIO_FLAG_CLEANUP_USING_CLEAR)))
  3295. QETH_DBF_TEXT_(trace, 3, "1err%d", rc);
  3296. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3297. break;
  3298. case QETH_QDIO_CLEANING:
  3299. return rc;
  3300. default:
  3301. break;
  3302. }
  3303. if ((rc = qeth_clear_halt_card(card, use_halt)))
  3304. QETH_DBF_TEXT_(trace, 3, "2err%d", rc);
  3305. card->state = CARD_STATE_DOWN;
  3306. return rc;
  3307. }
  3308. static int
  3309. qeth_dm_act(struct qeth_card *card)
  3310. {
  3311. int rc;
  3312. struct qeth_cmd_buffer *iob;
  3313. QETH_DBF_TEXT(setup,2,"dmact");
  3314. iob = qeth_wait_for_buffer(&card->write);
  3315. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  3316. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  3317. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  3318. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  3319. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3320. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  3321. return rc;
  3322. }
  3323. static int
  3324. qeth_mpc_initialize(struct qeth_card *card)
  3325. {
  3326. int rc;
  3327. QETH_DBF_TEXT(setup,2,"mpcinit");
  3328. if ((rc = qeth_issue_next_read(card))){
  3329. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3330. return rc;
  3331. }
  3332. if ((rc = qeth_cm_enable(card))){
  3333. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3334. goto out_qdio;
  3335. }
  3336. if ((rc = qeth_cm_setup(card))){
  3337. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  3338. goto out_qdio;
  3339. }
  3340. if ((rc = qeth_ulp_enable(card))){
  3341. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  3342. goto out_qdio;
  3343. }
  3344. if ((rc = qeth_ulp_setup(card))){
  3345. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3346. goto out_qdio;
  3347. }
  3348. if ((rc = qeth_alloc_qdio_buffers(card))){
  3349. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3350. goto out_qdio;
  3351. }
  3352. if ((rc = qeth_qdio_establish(card))){
  3353. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  3354. qeth_free_qdio_buffers(card);
  3355. goto out_qdio;
  3356. }
  3357. if ((rc = qeth_qdio_activate(card))){
  3358. QETH_DBF_TEXT_(setup, 2, "7err%d", rc);
  3359. goto out_qdio;
  3360. }
  3361. if ((rc = qeth_dm_act(card))){
  3362. QETH_DBF_TEXT_(setup, 2, "8err%d", rc);
  3363. goto out_qdio;
  3364. }
  3365. return 0;
  3366. out_qdio:
  3367. qeth_qdio_clear_card(card, card->info.type!=QETH_CARD_TYPE_IQD);
  3368. return rc;
  3369. }
  3370. static struct net_device *
  3371. qeth_get_netdevice(enum qeth_card_types type, enum qeth_link_types linktype)
  3372. {
  3373. struct net_device *dev = NULL;
  3374. switch (type) {
  3375. case QETH_CARD_TYPE_OSAE:
  3376. switch (linktype) {
  3377. case QETH_LINK_TYPE_LANE_TR:
  3378. case QETH_LINK_TYPE_HSTR:
  3379. #ifdef CONFIG_TR
  3380. dev = alloc_trdev(0);
  3381. #endif /* CONFIG_TR */
  3382. break;
  3383. default:
  3384. dev = alloc_etherdev(0);
  3385. }
  3386. break;
  3387. case QETH_CARD_TYPE_IQD:
  3388. dev = alloc_netdev(0, "hsi%d", ether_setup);
  3389. break;
  3390. case QETH_CARD_TYPE_OSN:
  3391. dev = alloc_netdev(0, "osn%d", ether_setup);
  3392. break;
  3393. default:
  3394. dev = alloc_etherdev(0);
  3395. }
  3396. return dev;
  3397. }
  3398. /*hard_header fake function; used in case fake_ll is set */
  3399. static int
  3400. qeth_fake_header(struct sk_buff *skb, struct net_device *dev,
  3401. unsigned short type, void *daddr, void *saddr,
  3402. unsigned len)
  3403. {
  3404. if(dev->type == ARPHRD_IEEE802_TR){
  3405. struct trh_hdr *hdr;
  3406. hdr = (struct trh_hdr *)skb_push(skb, QETH_FAKE_LL_LEN_TR);
  3407. memcpy(hdr->saddr, dev->dev_addr, TR_ALEN);
  3408. memcpy(hdr->daddr, "FAKELL", TR_ALEN);
  3409. return QETH_FAKE_LL_LEN_TR;
  3410. } else {
  3411. struct ethhdr *hdr;
  3412. hdr = (struct ethhdr *)skb_push(skb, QETH_FAKE_LL_LEN_ETH);
  3413. memcpy(hdr->h_source, dev->dev_addr, ETH_ALEN);
  3414. memcpy(hdr->h_dest, "FAKELL", ETH_ALEN);
  3415. if (type != ETH_P_802_3)
  3416. hdr->h_proto = htons(type);
  3417. else
  3418. hdr->h_proto = htons(len);
  3419. return QETH_FAKE_LL_LEN_ETH;
  3420. }
  3421. }
  3422. static int
  3423. qeth_send_packet(struct qeth_card *, struct sk_buff *);
  3424. static int
  3425. qeth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
  3426. {
  3427. int rc;
  3428. struct qeth_card *card;
  3429. QETH_DBF_TEXT(trace, 6, "hrdstxmi");
  3430. card = (struct qeth_card *)dev->priv;
  3431. if (skb==NULL) {
  3432. card->stats.tx_dropped++;
  3433. card->stats.tx_errors++;
  3434. /* return OK; otherwise ksoftirqd goes to 100% */
  3435. return NETDEV_TX_OK;
  3436. }
  3437. if ((card->state != CARD_STATE_UP) || !card->lan_online) {
  3438. card->stats.tx_dropped++;
  3439. card->stats.tx_errors++;
  3440. card->stats.tx_carrier_errors++;
  3441. dev_kfree_skb_any(skb);
  3442. /* return OK; otherwise ksoftirqd goes to 100% */
  3443. return NETDEV_TX_OK;
  3444. }
  3445. if (card->options.performance_stats) {
  3446. card->perf_stats.outbound_cnt++;
  3447. card->perf_stats.outbound_start_time = qeth_get_micros();
  3448. }
  3449. netif_stop_queue(dev);
  3450. if ((rc = qeth_send_packet(card, skb))) {
  3451. if (rc == -EBUSY) {
  3452. return NETDEV_TX_BUSY;
  3453. } else {
  3454. card->stats.tx_errors++;
  3455. card->stats.tx_dropped++;
  3456. dev_kfree_skb_any(skb);
  3457. /*set to OK; otherwise ksoftirqd goes to 100% */
  3458. rc = NETDEV_TX_OK;
  3459. }
  3460. }
  3461. netif_wake_queue(dev);
  3462. if (card->options.performance_stats)
  3463. card->perf_stats.outbound_time += qeth_get_micros() -
  3464. card->perf_stats.outbound_start_time;
  3465. return rc;
  3466. }
  3467. static int
  3468. qeth_verify_vlan_dev(struct net_device *dev, struct qeth_card *card)
  3469. {
  3470. int rc = 0;
  3471. #ifdef CONFIG_QETH_VLAN
  3472. struct vlan_group *vg;
  3473. int i;
  3474. if (!(vg = card->vlangrp))
  3475. return rc;
  3476. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++){
  3477. if (vlan_group_get_device(vg, i) == dev){
  3478. rc = QETH_VLAN_CARD;
  3479. break;
  3480. }
  3481. }
  3482. if (rc && !(VLAN_DEV_INFO(dev)->real_dev->priv == (void *)card))
  3483. return 0;
  3484. #endif
  3485. return rc;
  3486. }
  3487. static int
  3488. qeth_verify_dev(struct net_device *dev)
  3489. {
  3490. struct qeth_card *card;
  3491. unsigned long flags;
  3492. int rc = 0;
  3493. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  3494. list_for_each_entry(card, &qeth_card_list.list, list){
  3495. if (card->dev == dev){
  3496. rc = QETH_REAL_CARD;
  3497. break;
  3498. }
  3499. rc = qeth_verify_vlan_dev(dev, card);
  3500. if (rc)
  3501. break;
  3502. }
  3503. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  3504. return rc;
  3505. }
  3506. static struct qeth_card *
  3507. qeth_get_card_from_dev(struct net_device *dev)
  3508. {
  3509. struct qeth_card *card = NULL;
  3510. int rc;
  3511. rc = qeth_verify_dev(dev);
  3512. if (rc == QETH_REAL_CARD)
  3513. card = (struct qeth_card *)dev->priv;
  3514. else if (rc == QETH_VLAN_CARD)
  3515. card = (struct qeth_card *)
  3516. VLAN_DEV_INFO(dev)->real_dev->priv;
  3517. QETH_DBF_TEXT_(trace, 4, "%d", rc);
  3518. return card ;
  3519. }
  3520. static void
  3521. qeth_tx_timeout(struct net_device *dev)
  3522. {
  3523. struct qeth_card *card;
  3524. card = (struct qeth_card *) dev->priv;
  3525. card->stats.tx_errors++;
  3526. qeth_schedule_recovery(card);
  3527. }
  3528. static int
  3529. qeth_open(struct net_device *dev)
  3530. {
  3531. struct qeth_card *card;
  3532. QETH_DBF_TEXT(trace, 4, "qethopen");
  3533. card = (struct qeth_card *) dev->priv;
  3534. if (card->state != CARD_STATE_SOFTSETUP)
  3535. return -ENODEV;
  3536. if ( (card->info.type != QETH_CARD_TYPE_OSN) &&
  3537. (card->options.layer2) &&
  3538. (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))) {
  3539. QETH_DBF_TEXT(trace,4,"nomacadr");
  3540. return -EPERM;
  3541. }
  3542. card->data.state = CH_STATE_UP;
  3543. card->state = CARD_STATE_UP;
  3544. card->dev->flags |= IFF_UP;
  3545. netif_start_queue(dev);
  3546. if (!card->lan_online && netif_carrier_ok(dev))
  3547. netif_carrier_off(dev);
  3548. return 0;
  3549. }
  3550. static int
  3551. qeth_stop(struct net_device *dev)
  3552. {
  3553. struct qeth_card *card;
  3554. QETH_DBF_TEXT(trace, 4, "qethstop");
  3555. card = (struct qeth_card *) dev->priv;
  3556. netif_tx_disable(dev);
  3557. card->dev->flags &= ~IFF_UP;
  3558. if (card->state == CARD_STATE_UP)
  3559. card->state = CARD_STATE_SOFTSETUP;
  3560. return 0;
  3561. }
  3562. static int
  3563. qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  3564. {
  3565. int cast_type = RTN_UNSPEC;
  3566. if (card->info.type == QETH_CARD_TYPE_OSN)
  3567. return cast_type;
  3568. if (skb->dst && skb->dst->neighbour){
  3569. cast_type = skb->dst->neighbour->type;
  3570. if ((cast_type == RTN_BROADCAST) ||
  3571. (cast_type == RTN_MULTICAST) ||
  3572. (cast_type == RTN_ANYCAST))
  3573. return cast_type;
  3574. else
  3575. return RTN_UNSPEC;
  3576. }
  3577. /* try something else */
  3578. if (skb->protocol == ETH_P_IPV6)
  3579. return (skb_network_header(skb)[24] == 0xff) ?
  3580. RTN_MULTICAST : 0;
  3581. else if (skb->protocol == ETH_P_IP)
  3582. return ((skb_network_header(skb)[16] & 0xf0) == 0xe0) ?
  3583. RTN_MULTICAST : 0;
  3584. /* ... */
  3585. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  3586. return RTN_BROADCAST;
  3587. else {
  3588. u16 hdr_mac;
  3589. hdr_mac = *((u16 *)skb->data);
  3590. /* tr multicast? */
  3591. switch (card->info.link_type) {
  3592. case QETH_LINK_TYPE_HSTR:
  3593. case QETH_LINK_TYPE_LANE_TR:
  3594. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3595. (hdr_mac == QETH_TR_MAC_C))
  3596. return RTN_MULTICAST;
  3597. break;
  3598. /* eth or so multicast? */
  3599. default:
  3600. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  3601. (hdr_mac == QETH_ETH_MAC_V6))
  3602. return RTN_MULTICAST;
  3603. }
  3604. }
  3605. return cast_type;
  3606. }
  3607. static int
  3608. qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3609. int ipv, int cast_type)
  3610. {
  3611. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  3612. return card->qdio.default_out_queue;
  3613. switch (card->qdio.no_out_queues) {
  3614. case 4:
  3615. if (cast_type && card->info.is_multicast_different)
  3616. return card->info.is_multicast_different &
  3617. (card->qdio.no_out_queues - 1);
  3618. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3619. const u8 tos = ip_hdr(skb)->tos;
  3620. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_TOS){
  3621. if (tos & IP_TOS_NOTIMPORTANT)
  3622. return 3;
  3623. if (tos & IP_TOS_HIGHRELIABILITY)
  3624. return 2;
  3625. if (tos & IP_TOS_HIGHTHROUGHPUT)
  3626. return 1;
  3627. if (tos & IP_TOS_LOWDELAY)
  3628. return 0;
  3629. }
  3630. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_PREC)
  3631. return 3 - (tos >> 6);
  3632. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3633. /* TODO: IPv6!!! */
  3634. }
  3635. return card->qdio.default_out_queue;
  3636. case 1: /* fallthrough for single-out-queue 1920-device */
  3637. default:
  3638. return card->qdio.default_out_queue;
  3639. }
  3640. }
  3641. static inline int
  3642. qeth_get_ip_version(struct sk_buff *skb)
  3643. {
  3644. switch (skb->protocol) {
  3645. case ETH_P_IPV6:
  3646. return 6;
  3647. case ETH_P_IP:
  3648. return 4;
  3649. default:
  3650. return 0;
  3651. }
  3652. }
  3653. static struct qeth_hdr *
  3654. __qeth_prepare_skb(struct qeth_card *card, struct sk_buff *skb, int ipv)
  3655. {
  3656. #ifdef CONFIG_QETH_VLAN
  3657. u16 *tag;
  3658. if (card->vlangrp && vlan_tx_tag_present(skb) &&
  3659. ((ipv == 6) || card->options.layer2) ) {
  3660. /*
  3661. * Move the mac addresses (6 bytes src, 6 bytes dest)
  3662. * to the beginning of the new header. We are using three
  3663. * memcpys instead of one memmove to save cycles.
  3664. */
  3665. skb_push(skb, VLAN_HLEN);
  3666. skb_copy_to_linear_data(skb, skb->data + 4, 4);
  3667. skb_copy_to_linear_data_offset(skb, 4, skb->data + 8, 4);
  3668. skb_copy_to_linear_data_offset(skb, 8, skb->data + 12, 4);
  3669. tag = (u16 *)(skb->data + 12);
  3670. /*
  3671. * first two bytes = ETH_P_8021Q (0x8100)
  3672. * second two bytes = VLANID
  3673. */
  3674. *tag = __constant_htons(ETH_P_8021Q);
  3675. *(tag + 1) = htons(vlan_tx_tag_get(skb));
  3676. }
  3677. #endif
  3678. return ((struct qeth_hdr *)
  3679. qeth_push_skb(card, skb, sizeof(struct qeth_hdr)));
  3680. }
  3681. static void
  3682. __qeth_free_new_skb(struct sk_buff *orig_skb, struct sk_buff *new_skb)
  3683. {
  3684. if (orig_skb != new_skb)
  3685. dev_kfree_skb_any(new_skb);
  3686. }
  3687. static struct sk_buff *
  3688. qeth_prepare_skb(struct qeth_card *card, struct sk_buff *skb,
  3689. struct qeth_hdr **hdr, int ipv)
  3690. {
  3691. struct sk_buff *new_skb, *new_skb2;
  3692. QETH_DBF_TEXT(trace, 6, "prepskb");
  3693. new_skb = skb;
  3694. new_skb = qeth_pskb_unshare(skb, GFP_ATOMIC);
  3695. if (!new_skb)
  3696. return NULL;
  3697. new_skb2 = qeth_realloc_headroom(card, new_skb,
  3698. sizeof(struct qeth_hdr));
  3699. if (!new_skb2) {
  3700. __qeth_free_new_skb(skb, new_skb);
  3701. return NULL;
  3702. }
  3703. if (new_skb != skb)
  3704. __qeth_free_new_skb(new_skb2, new_skb);
  3705. new_skb = new_skb2;
  3706. *hdr = __qeth_prepare_skb(card, new_skb, ipv);
  3707. if (*hdr == NULL) {
  3708. __qeth_free_new_skb(skb, new_skb);
  3709. return NULL;
  3710. }
  3711. return new_skb;
  3712. }
  3713. static inline u8
  3714. qeth_get_qeth_hdr_flags4(int cast_type)
  3715. {
  3716. if (cast_type == RTN_MULTICAST)
  3717. return QETH_CAST_MULTICAST;
  3718. if (cast_type == RTN_BROADCAST)
  3719. return QETH_CAST_BROADCAST;
  3720. return QETH_CAST_UNICAST;
  3721. }
  3722. static inline u8
  3723. qeth_get_qeth_hdr_flags6(int cast_type)
  3724. {
  3725. u8 ct = QETH_HDR_PASSTHRU | QETH_HDR_IPV6;
  3726. if (cast_type == RTN_MULTICAST)
  3727. return ct | QETH_CAST_MULTICAST;
  3728. if (cast_type == RTN_ANYCAST)
  3729. return ct | QETH_CAST_ANYCAST;
  3730. if (cast_type == RTN_BROADCAST)
  3731. return ct | QETH_CAST_BROADCAST;
  3732. return ct | QETH_CAST_UNICAST;
  3733. }
  3734. static void
  3735. qeth_layer2_get_packet_type(struct qeth_card *card, struct qeth_hdr *hdr,
  3736. struct sk_buff *skb)
  3737. {
  3738. __u16 hdr_mac;
  3739. if (!memcmp(skb->data+QETH_HEADER_SIZE,
  3740. skb->dev->broadcast,6)) { /* broadcast? */
  3741. *(__u32 *)hdr->hdr.l2.flags |=
  3742. QETH_LAYER2_FLAG_BROADCAST << 8;
  3743. return;
  3744. }
  3745. hdr_mac=*((__u16*)skb->data);
  3746. /* tr multicast? */
  3747. switch (card->info.link_type) {
  3748. case QETH_LINK_TYPE_HSTR:
  3749. case QETH_LINK_TYPE_LANE_TR:
  3750. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3751. (hdr_mac == QETH_TR_MAC_C) )
  3752. *(__u32 *)hdr->hdr.l2.flags |=
  3753. QETH_LAYER2_FLAG_MULTICAST << 8;
  3754. else
  3755. *(__u32 *)hdr->hdr.l2.flags |=
  3756. QETH_LAYER2_FLAG_UNICAST << 8;
  3757. break;
  3758. /* eth or so multicast? */
  3759. default:
  3760. if ( (hdr_mac==QETH_ETH_MAC_V4) ||
  3761. (hdr_mac==QETH_ETH_MAC_V6) )
  3762. *(__u32 *)hdr->hdr.l2.flags |=
  3763. QETH_LAYER2_FLAG_MULTICAST << 8;
  3764. else
  3765. *(__u32 *)hdr->hdr.l2.flags |=
  3766. QETH_LAYER2_FLAG_UNICAST << 8;
  3767. }
  3768. }
  3769. static void
  3770. qeth_layer2_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3771. struct sk_buff *skb, int cast_type)
  3772. {
  3773. memset(hdr, 0, sizeof(struct qeth_hdr));
  3774. hdr->hdr.l2.id = QETH_HEADER_TYPE_LAYER2;
  3775. /* set byte 0 to "0x02" and byte 3 to casting flags */
  3776. if (cast_type==RTN_MULTICAST)
  3777. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_MULTICAST << 8;
  3778. else if (cast_type==RTN_BROADCAST)
  3779. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_BROADCAST << 8;
  3780. else
  3781. qeth_layer2_get_packet_type(card, hdr, skb);
  3782. hdr->hdr.l2.pkt_length = skb->len-QETH_HEADER_SIZE;
  3783. #ifdef CONFIG_QETH_VLAN
  3784. /* VSWITCH relies on the VLAN
  3785. * information to be present in
  3786. * the QDIO header */
  3787. if ((card->vlangrp != NULL) &&
  3788. vlan_tx_tag_present(skb)) {
  3789. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_VLAN << 8;
  3790. hdr->hdr.l2.vlan_id = vlan_tx_tag_get(skb);
  3791. }
  3792. #endif
  3793. }
  3794. void
  3795. qeth_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3796. struct sk_buff *skb, int ipv, int cast_type)
  3797. {
  3798. QETH_DBF_TEXT(trace, 6, "fillhdr");
  3799. memset(hdr, 0, sizeof(struct qeth_hdr));
  3800. if (card->options.layer2) {
  3801. qeth_layer2_fill_header(card, hdr, skb, cast_type);
  3802. return;
  3803. }
  3804. hdr->hdr.l3.id = QETH_HEADER_TYPE_LAYER3;
  3805. hdr->hdr.l3.ext_flags = 0;
  3806. #ifdef CONFIG_QETH_VLAN
  3807. /*
  3808. * before we're going to overwrite this location with next hop ip.
  3809. * v6 uses passthrough, v4 sets the tag in the QDIO header.
  3810. */
  3811. if (card->vlangrp && vlan_tx_tag_present(skb)) {
  3812. hdr->hdr.l3.ext_flags = (ipv == 4) ?
  3813. QETH_HDR_EXT_VLAN_FRAME :
  3814. QETH_HDR_EXT_INCLUDE_VLAN_TAG;
  3815. hdr->hdr.l3.vlan_id = vlan_tx_tag_get(skb);
  3816. }
  3817. #endif /* CONFIG_QETH_VLAN */
  3818. hdr->hdr.l3.length = skb->len - sizeof(struct qeth_hdr);
  3819. if (ipv == 4) { /* IPv4 */
  3820. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags4(cast_type);
  3821. memset(hdr->hdr.l3.dest_addr, 0, 12);
  3822. if ((skb->dst) && (skb->dst->neighbour)) {
  3823. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) =
  3824. *((u32 *) skb->dst->neighbour->primary_key);
  3825. } else {
  3826. /* fill in destination address used in ip header */
  3827. *((u32 *)(&hdr->hdr.l3.dest_addr[12])) =
  3828. ip_hdr(skb)->daddr;
  3829. }
  3830. } else if (ipv == 6) { /* IPv6 or passthru */
  3831. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags6(cast_type);
  3832. if ((skb->dst) && (skb->dst->neighbour)) {
  3833. memcpy(hdr->hdr.l3.dest_addr,
  3834. skb->dst->neighbour->primary_key, 16);
  3835. } else {
  3836. /* fill in destination address used in ip header */
  3837. memcpy(hdr->hdr.l3.dest_addr,
  3838. &ipv6_hdr(skb)->daddr, 16);
  3839. }
  3840. } else { /* passthrough */
  3841. if((skb->dev->type == ARPHRD_IEEE802_TR) &&
  3842. !memcmp(skb->data + sizeof(struct qeth_hdr) +
  3843. sizeof(__u16), skb->dev->broadcast, 6)) {
  3844. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3845. QETH_HDR_PASSTHRU;
  3846. } else if (!memcmp(skb->data + sizeof(struct qeth_hdr),
  3847. skb->dev->broadcast, 6)) { /* broadcast? */
  3848. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3849. QETH_HDR_PASSTHRU;
  3850. } else {
  3851. hdr->hdr.l3.flags = (cast_type == RTN_MULTICAST) ?
  3852. QETH_CAST_MULTICAST | QETH_HDR_PASSTHRU :
  3853. QETH_CAST_UNICAST | QETH_HDR_PASSTHRU;
  3854. }
  3855. }
  3856. }
  3857. static void
  3858. __qeth_fill_buffer(struct sk_buff *skb, struct qdio_buffer *buffer,
  3859. int is_tso, int *next_element_to_fill)
  3860. {
  3861. int length = skb->len;
  3862. int length_here;
  3863. int element;
  3864. char *data;
  3865. int first_lap ;
  3866. element = *next_element_to_fill;
  3867. data = skb->data;
  3868. first_lap = (is_tso == 0 ? 1 : 0);
  3869. while (length > 0) {
  3870. /* length_here is the remaining amount of data in this page */
  3871. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3872. if (length < length_here)
  3873. length_here = length;
  3874. buffer->element[element].addr = data;
  3875. buffer->element[element].length = length_here;
  3876. length -= length_here;
  3877. if (!length) {
  3878. if (first_lap)
  3879. buffer->element[element].flags = 0;
  3880. else
  3881. buffer->element[element].flags =
  3882. SBAL_FLAGS_LAST_FRAG;
  3883. } else {
  3884. if (first_lap)
  3885. buffer->element[element].flags =
  3886. SBAL_FLAGS_FIRST_FRAG;
  3887. else
  3888. buffer->element[element].flags =
  3889. SBAL_FLAGS_MIDDLE_FRAG;
  3890. }
  3891. data += length_here;
  3892. element++;
  3893. first_lap = 0;
  3894. }
  3895. *next_element_to_fill = element;
  3896. }
  3897. static int
  3898. qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3899. struct qeth_qdio_out_buffer *buf,
  3900. struct sk_buff *skb)
  3901. {
  3902. struct qdio_buffer *buffer;
  3903. struct qeth_hdr_tso *hdr;
  3904. int flush_cnt = 0, hdr_len, large_send = 0;
  3905. QETH_DBF_TEXT(trace, 6, "qdfillbf");
  3906. buffer = buf->buffer;
  3907. atomic_inc(&skb->users);
  3908. skb_queue_tail(&buf->skb_list, skb);
  3909. hdr = (struct qeth_hdr_tso *) skb->data;
  3910. /*check first on TSO ....*/
  3911. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3912. int element = buf->next_element_to_fill;
  3913. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  3914. /*fill first buffer entry only with header information */
  3915. buffer->element[element].addr = skb->data;
  3916. buffer->element[element].length = hdr_len;
  3917. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  3918. buf->next_element_to_fill++;
  3919. skb->data += hdr_len;
  3920. skb->len -= hdr_len;
  3921. large_send = 1;
  3922. }
  3923. if (skb_shinfo(skb)->nr_frags == 0)
  3924. __qeth_fill_buffer(skb, buffer, large_send,
  3925. (int *)&buf->next_element_to_fill);
  3926. else
  3927. __qeth_fill_buffer_frag(skb, buffer, large_send,
  3928. (int *)&buf->next_element_to_fill);
  3929. if (!queue->do_pack) {
  3930. QETH_DBF_TEXT(trace, 6, "fillbfnp");
  3931. /* set state to PRIMED -> will be flushed */
  3932. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3933. flush_cnt = 1;
  3934. } else {
  3935. QETH_DBF_TEXT(trace, 6, "fillbfpa");
  3936. if (queue->card->options.performance_stats)
  3937. queue->card->perf_stats.skbs_sent_pack++;
  3938. if (buf->next_element_to_fill >=
  3939. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3940. /*
  3941. * packed buffer if full -> set state PRIMED
  3942. * -> will be flushed
  3943. */
  3944. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3945. flush_cnt = 1;
  3946. }
  3947. }
  3948. return flush_cnt;
  3949. }
  3950. static int
  3951. qeth_do_send_packet_fast(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3952. struct sk_buff *skb, struct qeth_hdr *hdr,
  3953. int elements_needed,
  3954. struct qeth_eddp_context *ctx)
  3955. {
  3956. struct qeth_qdio_out_buffer *buffer;
  3957. int buffers_needed = 0;
  3958. int flush_cnt = 0;
  3959. int index;
  3960. QETH_DBF_TEXT(trace, 6, "dosndpfa");
  3961. /* spin until we get the queue ... */
  3962. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3963. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3964. /* ... now we've got the queue */
  3965. index = queue->next_buf_to_fill;
  3966. buffer = &queue->bufs[queue->next_buf_to_fill];
  3967. /*
  3968. * check if buffer is empty to make sure that we do not 'overtake'
  3969. * ourselves and try to fill a buffer that is already primed
  3970. */
  3971. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  3972. goto out;
  3973. if (ctx == NULL)
  3974. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3975. QDIO_MAX_BUFFERS_PER_Q;
  3976. else {
  3977. buffers_needed = qeth_eddp_check_buffers_for_context(queue,ctx);
  3978. if (buffers_needed < 0)
  3979. goto out;
  3980. queue->next_buf_to_fill =
  3981. (queue->next_buf_to_fill + buffers_needed) %
  3982. QDIO_MAX_BUFFERS_PER_Q;
  3983. }
  3984. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3985. if (ctx == NULL) {
  3986. qeth_fill_buffer(queue, buffer, skb);
  3987. qeth_flush_buffers(queue, 0, index, 1);
  3988. } else {
  3989. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  3990. WARN_ON(buffers_needed != flush_cnt);
  3991. qeth_flush_buffers(queue, 0, index, flush_cnt);
  3992. }
  3993. return 0;
  3994. out:
  3995. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3996. return -EBUSY;
  3997. }
  3998. static int
  3999. qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  4000. struct sk_buff *skb, struct qeth_hdr *hdr,
  4001. int elements_needed, struct qeth_eddp_context *ctx)
  4002. {
  4003. struct qeth_qdio_out_buffer *buffer;
  4004. int start_index;
  4005. int flush_count = 0;
  4006. int do_pack = 0;
  4007. int tmp;
  4008. int rc = 0;
  4009. QETH_DBF_TEXT(trace, 6, "dosndpkt");
  4010. /* spin until we get the queue ... */
  4011. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  4012. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  4013. start_index = queue->next_buf_to_fill;
  4014. buffer = &queue->bufs[queue->next_buf_to_fill];
  4015. /*
  4016. * check if buffer is empty to make sure that we do not 'overtake'
  4017. * ourselves and try to fill a buffer that is already primed
  4018. */
  4019. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  4020. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  4021. return -EBUSY;
  4022. }
  4023. /* check if we need to switch packing state of this queue */
  4024. qeth_switch_to_packing_if_needed(queue);
  4025. if (queue->do_pack){
  4026. do_pack = 1;
  4027. if (ctx == NULL) {
  4028. /* does packet fit in current buffer? */
  4029. if((QETH_MAX_BUFFER_ELEMENTS(card) -
  4030. buffer->next_element_to_fill) < elements_needed){
  4031. /* ... no -> set state PRIMED */
  4032. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  4033. flush_count++;
  4034. queue->next_buf_to_fill =
  4035. (queue->next_buf_to_fill + 1) %
  4036. QDIO_MAX_BUFFERS_PER_Q;
  4037. buffer = &queue->bufs[queue->next_buf_to_fill];
  4038. /* we did a step forward, so check buffer state
  4039. * again */
  4040. if (atomic_read(&buffer->state) !=
  4041. QETH_QDIO_BUF_EMPTY){
  4042. qeth_flush_buffers(queue, 0, start_index, flush_count);
  4043. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  4044. return -EBUSY;
  4045. }
  4046. }
  4047. } else {
  4048. /* check if we have enough elements (including following
  4049. * free buffers) to handle eddp context */
  4050. if (qeth_eddp_check_buffers_for_context(queue,ctx) < 0){
  4051. printk("eddp tx_dropped 1\n");
  4052. rc = -EBUSY;
  4053. goto out;
  4054. }
  4055. }
  4056. }
  4057. if (ctx == NULL)
  4058. tmp = qeth_fill_buffer(queue, buffer, skb);
  4059. else {
  4060. tmp = qeth_eddp_fill_buffer(queue,ctx,queue->next_buf_to_fill);
  4061. if (tmp < 0) {
  4062. printk("eddp tx_dropped 2\n");
  4063. rc = - EBUSY;
  4064. goto out;
  4065. }
  4066. }
  4067. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  4068. QDIO_MAX_BUFFERS_PER_Q;
  4069. flush_count += tmp;
  4070. out:
  4071. if (flush_count)
  4072. qeth_flush_buffers(queue, 0, start_index, flush_count);
  4073. else if (!atomic_read(&queue->set_pci_flags_count))
  4074. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  4075. /*
  4076. * queue->state will go from LOCKED -> UNLOCKED or from
  4077. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  4078. * (switch packing state or flush buffer to get another pci flag out).
  4079. * In that case we will enter this loop
  4080. */
  4081. while (atomic_dec_return(&queue->state)){
  4082. flush_count = 0;
  4083. start_index = queue->next_buf_to_fill;
  4084. /* check if we can go back to non-packing state */
  4085. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  4086. /*
  4087. * check if we need to flush a packing buffer to get a pci
  4088. * flag out on the queue
  4089. */
  4090. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  4091. flush_count += qeth_flush_buffers_on_no_pci(queue);
  4092. if (flush_count)
  4093. qeth_flush_buffers(queue, 0, start_index, flush_count);
  4094. }
  4095. /* at this point the queue is UNLOCKED again */
  4096. if (queue->card->options.performance_stats && do_pack)
  4097. queue->card->perf_stats.bufs_sent_pack += flush_count;
  4098. return rc;
  4099. }
  4100. static int
  4101. qeth_get_elements_no(struct qeth_card *card, void *hdr,
  4102. struct sk_buff *skb, int elems)
  4103. {
  4104. int elements_needed = 0;
  4105. if (skb_shinfo(skb)->nr_frags > 0)
  4106. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  4107. if (elements_needed == 0)
  4108. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  4109. + skb->len) >> PAGE_SHIFT);
  4110. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)){
  4111. PRINT_ERR("Invalid size of IP packet "
  4112. "(Number=%d / Length=%d). Discarded.\n",
  4113. (elements_needed+elems), skb->len);
  4114. return 0;
  4115. }
  4116. return elements_needed;
  4117. }
  4118. static int
  4119. qeth_send_packet(struct qeth_card *card, struct sk_buff *skb)
  4120. {
  4121. int ipv = 0;
  4122. int cast_type;
  4123. struct qeth_qdio_out_q *queue;
  4124. struct qeth_hdr *hdr = NULL;
  4125. int elements_needed = 0;
  4126. enum qeth_large_send_types large_send = QETH_LARGE_SEND_NO;
  4127. struct qeth_eddp_context *ctx = NULL;
  4128. int tx_bytes = skb->len;
  4129. unsigned short nr_frags = skb_shinfo(skb)->nr_frags;
  4130. unsigned short tso_size = skb_shinfo(skb)->gso_size;
  4131. struct sk_buff *new_skb, *new_skb2;
  4132. int rc;
  4133. QETH_DBF_TEXT(trace, 6, "sendpkt");
  4134. new_skb = skb;
  4135. if ((card->info.type == QETH_CARD_TYPE_OSN) &&
  4136. (skb->protocol == htons(ETH_P_IPV6)))
  4137. return -EPERM;
  4138. cast_type = qeth_get_cast_type(card, skb);
  4139. if ((cast_type == RTN_BROADCAST) &&
  4140. (card->info.broadcast_capable == 0))
  4141. return -EPERM;
  4142. queue = card->qdio.out_qs
  4143. [qeth_get_priority_queue(card, skb, ipv, cast_type)];
  4144. if (!card->options.layer2) {
  4145. ipv = qeth_get_ip_version(skb);
  4146. if ((card->dev->hard_header == qeth_fake_header) && ipv) {
  4147. new_skb = qeth_pskb_unshare(skb, GFP_ATOMIC);
  4148. if (!new_skb)
  4149. return -ENOMEM;
  4150. if(card->dev->type == ARPHRD_IEEE802_TR){
  4151. skb_pull(new_skb, QETH_FAKE_LL_LEN_TR);
  4152. } else {
  4153. skb_pull(new_skb, QETH_FAKE_LL_LEN_ETH);
  4154. }
  4155. }
  4156. }
  4157. if (skb_is_gso(skb))
  4158. large_send = card->options.large_send;
  4159. /* check on OSN device*/
  4160. if (card->info.type == QETH_CARD_TYPE_OSN)
  4161. hdr = (struct qeth_hdr *)new_skb->data;
  4162. /*are we able to do TSO ? */
  4163. if ((large_send == QETH_LARGE_SEND_TSO) &&
  4164. (cast_type == RTN_UNSPEC)) {
  4165. rc = qeth_tso_prepare_packet(card, new_skb, ipv, cast_type);
  4166. if (rc) {
  4167. __qeth_free_new_skb(skb, new_skb);
  4168. return rc;
  4169. }
  4170. elements_needed++;
  4171. } else if (card->info.type != QETH_CARD_TYPE_OSN) {
  4172. new_skb2 = qeth_prepare_skb(card, new_skb, &hdr, ipv);
  4173. if (!new_skb2) {
  4174. __qeth_free_new_skb(skb, new_skb);
  4175. return -EINVAL;
  4176. }
  4177. if (new_skb != skb)
  4178. __qeth_free_new_skb(new_skb2, new_skb);
  4179. new_skb = new_skb2;
  4180. qeth_fill_header(card, hdr, new_skb, ipv, cast_type);
  4181. }
  4182. if (large_send == QETH_LARGE_SEND_EDDP) {
  4183. ctx = qeth_eddp_create_context(card, new_skb, hdr,
  4184. skb->sk->sk_protocol);
  4185. if (ctx == NULL) {
  4186. __qeth_free_new_skb(skb, new_skb);
  4187. PRINT_WARN("could not create eddp context\n");
  4188. return -EINVAL;
  4189. }
  4190. } else {
  4191. int elems = qeth_get_elements_no(card,(void*) hdr, new_skb,
  4192. elements_needed);
  4193. if (!elems) {
  4194. __qeth_free_new_skb(skb, new_skb);
  4195. return -EINVAL;
  4196. }
  4197. elements_needed += elems;
  4198. }
  4199. if (card->info.type != QETH_CARD_TYPE_IQD)
  4200. rc = qeth_do_send_packet(card, queue, new_skb, hdr,
  4201. elements_needed, ctx);
  4202. else
  4203. rc = qeth_do_send_packet_fast(card, queue, new_skb, hdr,
  4204. elements_needed, ctx);
  4205. if (!rc) {
  4206. card->stats.tx_packets++;
  4207. card->stats.tx_bytes += tx_bytes;
  4208. if (new_skb != skb)
  4209. dev_kfree_skb_any(skb);
  4210. if (card->options.performance_stats) {
  4211. if (tso_size &&
  4212. !(large_send == QETH_LARGE_SEND_NO)) {
  4213. card->perf_stats.large_send_bytes += tx_bytes;
  4214. card->perf_stats.large_send_cnt++;
  4215. }
  4216. if (nr_frags > 0) {
  4217. card->perf_stats.sg_skbs_sent++;
  4218. /* nr_frags + skb->data */
  4219. card->perf_stats.sg_frags_sent +=
  4220. nr_frags + 1;
  4221. }
  4222. }
  4223. } else {
  4224. card->stats.tx_dropped++;
  4225. __qeth_free_new_skb(skb, new_skb);
  4226. }
  4227. if (ctx != NULL) {
  4228. /* drop creator's reference */
  4229. qeth_eddp_put_context(ctx);
  4230. /* free skb; it's not referenced by a buffer */
  4231. if (!rc)
  4232. dev_kfree_skb_any(new_skb);
  4233. }
  4234. return rc;
  4235. }
  4236. static int
  4237. qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  4238. {
  4239. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4240. int rc = 0;
  4241. switch(regnum){
  4242. case MII_BMCR: /* Basic mode control register */
  4243. rc = BMCR_FULLDPLX;
  4244. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH)&&
  4245. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  4246. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  4247. rc |= BMCR_SPEED100;
  4248. break;
  4249. case MII_BMSR: /* Basic mode status register */
  4250. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  4251. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  4252. BMSR_100BASE4;
  4253. break;
  4254. case MII_PHYSID1: /* PHYS ID 1 */
  4255. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  4256. dev->dev_addr[2];
  4257. rc = (rc >> 5) & 0xFFFF;
  4258. break;
  4259. case MII_PHYSID2: /* PHYS ID 2 */
  4260. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  4261. break;
  4262. case MII_ADVERTISE: /* Advertisement control reg */
  4263. rc = ADVERTISE_ALL;
  4264. break;
  4265. case MII_LPA: /* Link partner ability reg */
  4266. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  4267. LPA_100BASE4 | LPA_LPACK;
  4268. break;
  4269. case MII_EXPANSION: /* Expansion register */
  4270. break;
  4271. case MII_DCOUNTER: /* disconnect counter */
  4272. break;
  4273. case MII_FCSCOUNTER: /* false carrier counter */
  4274. break;
  4275. case MII_NWAYTEST: /* N-way auto-neg test register */
  4276. break;
  4277. case MII_RERRCOUNTER: /* rx error counter */
  4278. rc = card->stats.rx_errors;
  4279. break;
  4280. case MII_SREVISION: /* silicon revision */
  4281. break;
  4282. case MII_RESV1: /* reserved 1 */
  4283. break;
  4284. case MII_LBRERROR: /* loopback, rx, bypass error */
  4285. break;
  4286. case MII_PHYADDR: /* physical address */
  4287. break;
  4288. case MII_RESV2: /* reserved 2 */
  4289. break;
  4290. case MII_TPISTATUS: /* TPI status for 10mbps */
  4291. break;
  4292. case MII_NCONFIG: /* network interface config */
  4293. break;
  4294. default:
  4295. break;
  4296. }
  4297. return rc;
  4298. }
  4299. static const char *
  4300. qeth_arp_get_error_cause(int *rc)
  4301. {
  4302. switch (*rc) {
  4303. case QETH_IPA_ARP_RC_FAILED:
  4304. *rc = -EIO;
  4305. return "operation failed";
  4306. case QETH_IPA_ARP_RC_NOTSUPP:
  4307. *rc = -EOPNOTSUPP;
  4308. return "operation not supported";
  4309. case QETH_IPA_ARP_RC_OUT_OF_RANGE:
  4310. *rc = -EINVAL;
  4311. return "argument out of range";
  4312. case QETH_IPA_ARP_RC_Q_NOTSUPP:
  4313. *rc = -EOPNOTSUPP;
  4314. return "query operation not supported";
  4315. case QETH_IPA_ARP_RC_Q_NO_DATA:
  4316. *rc = -ENOENT;
  4317. return "no query data available";
  4318. default:
  4319. return "unknown error";
  4320. }
  4321. }
  4322. static int
  4323. qeth_send_simple_setassparms(struct qeth_card *, enum qeth_ipa_funcs,
  4324. __u16, long);
  4325. static int
  4326. qeth_arp_set_no_entries(struct qeth_card *card, int no_entries)
  4327. {
  4328. int tmp;
  4329. int rc;
  4330. QETH_DBF_TEXT(trace,3,"arpstnoe");
  4331. /*
  4332. * currently GuestLAN only supports the ARP assist function
  4333. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_SET_NO_ENTRIES;
  4334. * thus we say EOPNOTSUPP for this ARP function
  4335. */
  4336. if (card->info.guestlan)
  4337. return -EOPNOTSUPP;
  4338. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4339. PRINT_WARN("ARP processing not supported "
  4340. "on %s!\n", QETH_CARD_IFNAME(card));
  4341. return -EOPNOTSUPP;
  4342. }
  4343. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4344. IPA_CMD_ASS_ARP_SET_NO_ENTRIES,
  4345. no_entries);
  4346. if (rc) {
  4347. tmp = rc;
  4348. PRINT_WARN("Could not set number of ARP entries on %s: "
  4349. "%s (0x%x/%d)\n",
  4350. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4351. tmp, tmp);
  4352. }
  4353. return rc;
  4354. }
  4355. static void
  4356. qeth_copy_arp_entries_stripped(struct qeth_arp_query_info *qinfo,
  4357. struct qeth_arp_query_data *qdata,
  4358. int entry_size, int uentry_size)
  4359. {
  4360. char *entry_ptr;
  4361. char *uentry_ptr;
  4362. int i;
  4363. entry_ptr = (char *)&qdata->data;
  4364. uentry_ptr = (char *)(qinfo->udata + qinfo->udata_offset);
  4365. for (i = 0; i < qdata->no_entries; ++i){
  4366. /* strip off 32 bytes "media specific information" */
  4367. memcpy(uentry_ptr, (entry_ptr + 32), entry_size - 32);
  4368. entry_ptr += entry_size;
  4369. uentry_ptr += uentry_size;
  4370. }
  4371. }
  4372. static int
  4373. qeth_arp_query_cb(struct qeth_card *card, struct qeth_reply *reply,
  4374. unsigned long data)
  4375. {
  4376. struct qeth_ipa_cmd *cmd;
  4377. struct qeth_arp_query_data *qdata;
  4378. struct qeth_arp_query_info *qinfo;
  4379. int entry_size;
  4380. int uentry_size;
  4381. int i;
  4382. QETH_DBF_TEXT(trace,4,"arpquecb");
  4383. qinfo = (struct qeth_arp_query_info *) reply->param;
  4384. cmd = (struct qeth_ipa_cmd *) data;
  4385. if (cmd->hdr.return_code) {
  4386. QETH_DBF_TEXT_(trace,4,"qaer1%i", cmd->hdr.return_code);
  4387. return 0;
  4388. }
  4389. if (cmd->data.setassparms.hdr.return_code) {
  4390. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  4391. QETH_DBF_TEXT_(trace,4,"qaer2%i", cmd->hdr.return_code);
  4392. return 0;
  4393. }
  4394. qdata = &cmd->data.setassparms.data.query_arp;
  4395. switch(qdata->reply_bits){
  4396. case 5:
  4397. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry5);
  4398. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4399. uentry_size = sizeof(struct qeth_arp_qi_entry5_short);
  4400. break;
  4401. case 7:
  4402. /* fall through to default */
  4403. default:
  4404. /* tr is the same as eth -> entry7 */
  4405. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry7);
  4406. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4407. uentry_size = sizeof(struct qeth_arp_qi_entry7_short);
  4408. break;
  4409. }
  4410. /* check if there is enough room in userspace */
  4411. if ((qinfo->udata_len - qinfo->udata_offset) <
  4412. qdata->no_entries * uentry_size){
  4413. QETH_DBF_TEXT_(trace, 4, "qaer3%i", -ENOMEM);
  4414. cmd->hdr.return_code = -ENOMEM;
  4415. PRINT_WARN("query ARP user space buffer is too small for "
  4416. "the returned number of ARP entries. "
  4417. "Aborting query!\n");
  4418. goto out_error;
  4419. }
  4420. QETH_DBF_TEXT_(trace, 4, "anore%i",
  4421. cmd->data.setassparms.hdr.number_of_replies);
  4422. QETH_DBF_TEXT_(trace, 4, "aseqn%i", cmd->data.setassparms.hdr.seq_no);
  4423. QETH_DBF_TEXT_(trace, 4, "anoen%i", qdata->no_entries);
  4424. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES) {
  4425. /* strip off "media specific information" */
  4426. qeth_copy_arp_entries_stripped(qinfo, qdata, entry_size,
  4427. uentry_size);
  4428. } else
  4429. /*copy entries to user buffer*/
  4430. memcpy(qinfo->udata + qinfo->udata_offset,
  4431. (char *)&qdata->data, qdata->no_entries*uentry_size);
  4432. qinfo->no_entries += qdata->no_entries;
  4433. qinfo->udata_offset += (qdata->no_entries*uentry_size);
  4434. /* check if all replies received ... */
  4435. if (cmd->data.setassparms.hdr.seq_no <
  4436. cmd->data.setassparms.hdr.number_of_replies)
  4437. return 1;
  4438. memcpy(qinfo->udata, &qinfo->no_entries, 4);
  4439. /* keep STRIP_ENTRIES flag so the user program can distinguish
  4440. * stripped entries from normal ones */
  4441. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4442. qdata->reply_bits |= QETH_QARP_STRIP_ENTRIES;
  4443. memcpy(qinfo->udata + QETH_QARP_MASK_OFFSET,&qdata->reply_bits,2);
  4444. return 0;
  4445. out_error:
  4446. i = 0;
  4447. memcpy(qinfo->udata, &i, 4);
  4448. return 0;
  4449. }
  4450. static int
  4451. qeth_send_ipa_arp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4452. int len, int (*reply_cb)(struct qeth_card *,
  4453. struct qeth_reply *,
  4454. unsigned long),
  4455. void *reply_param)
  4456. {
  4457. QETH_DBF_TEXT(trace,4,"sendarp");
  4458. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4459. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4460. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4461. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4462. reply_cb, reply_param);
  4463. }
  4464. static int
  4465. qeth_send_ipa_snmp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4466. int len, int (*reply_cb)(struct qeth_card *,
  4467. struct qeth_reply *,
  4468. unsigned long),
  4469. void *reply_param)
  4470. {
  4471. u16 s1, s2;
  4472. QETH_DBF_TEXT(trace,4,"sendsnmp");
  4473. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4474. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4475. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4476. /* adjust PDU length fields in IPA_PDU_HEADER */
  4477. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  4478. s2 = (u32) len;
  4479. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  4480. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  4481. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  4482. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  4483. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4484. reply_cb, reply_param);
  4485. }
  4486. static struct qeth_cmd_buffer *
  4487. qeth_get_setassparms_cmd(struct qeth_card *, enum qeth_ipa_funcs,
  4488. __u16, __u16, enum qeth_prot_versions);
  4489. static int
  4490. qeth_arp_query(struct qeth_card *card, char __user *udata)
  4491. {
  4492. struct qeth_cmd_buffer *iob;
  4493. struct qeth_arp_query_info qinfo = {0, };
  4494. int tmp;
  4495. int rc;
  4496. QETH_DBF_TEXT(trace,3,"arpquery");
  4497. if (!qeth_is_supported(card,/*IPA_QUERY_ARP_ADDR_INFO*/
  4498. IPA_ARP_PROCESSING)) {
  4499. PRINT_WARN("ARP processing not supported "
  4500. "on %s!\n", QETH_CARD_IFNAME(card));
  4501. return -EOPNOTSUPP;
  4502. }
  4503. /* get size of userspace buffer and mask_bits -> 6 bytes */
  4504. if (copy_from_user(&qinfo, udata, 6))
  4505. return -EFAULT;
  4506. if (!(qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL)))
  4507. return -ENOMEM;
  4508. qinfo.udata_offset = QETH_QARP_ENTRIES_OFFSET;
  4509. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4510. IPA_CMD_ASS_ARP_QUERY_INFO,
  4511. sizeof(int),QETH_PROT_IPV4);
  4512. rc = qeth_send_ipa_arp_cmd(card, iob,
  4513. QETH_SETASS_BASE_LEN+QETH_ARP_CMD_LEN,
  4514. qeth_arp_query_cb, (void *)&qinfo);
  4515. if (rc) {
  4516. tmp = rc;
  4517. PRINT_WARN("Error while querying ARP cache on %s: %s "
  4518. "(0x%x/%d)\n",
  4519. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4520. tmp, tmp);
  4521. if (copy_to_user(udata, qinfo.udata, 4))
  4522. rc = -EFAULT;
  4523. } else {
  4524. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  4525. rc = -EFAULT;
  4526. }
  4527. kfree(qinfo.udata);
  4528. return rc;
  4529. }
  4530. /**
  4531. * SNMP command callback
  4532. */
  4533. static int
  4534. qeth_snmp_command_cb(struct qeth_card *card, struct qeth_reply *reply,
  4535. unsigned long sdata)
  4536. {
  4537. struct qeth_ipa_cmd *cmd;
  4538. struct qeth_arp_query_info *qinfo;
  4539. struct qeth_snmp_cmd *snmp;
  4540. unsigned char *data;
  4541. __u16 data_len;
  4542. QETH_DBF_TEXT(trace,3,"snpcmdcb");
  4543. cmd = (struct qeth_ipa_cmd *) sdata;
  4544. data = (unsigned char *)((char *)cmd - reply->offset);
  4545. qinfo = (struct qeth_arp_query_info *) reply->param;
  4546. snmp = &cmd->data.setadapterparms.data.snmp;
  4547. if (cmd->hdr.return_code) {
  4548. QETH_DBF_TEXT_(trace,4,"scer1%i", cmd->hdr.return_code);
  4549. return 0;
  4550. }
  4551. if (cmd->data.setadapterparms.hdr.return_code) {
  4552. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  4553. QETH_DBF_TEXT_(trace,4,"scer2%i", cmd->hdr.return_code);
  4554. return 0;
  4555. }
  4556. data_len = *((__u16*)QETH_IPA_PDU_LEN_PDU1(data));
  4557. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  4558. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  4559. else
  4560. data_len -= (__u16)((char*)&snmp->request - (char *)cmd);
  4561. /* check if there is enough room in userspace */
  4562. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  4563. QETH_DBF_TEXT_(trace, 4, "scer3%i", -ENOMEM);
  4564. cmd->hdr.return_code = -ENOMEM;
  4565. return 0;
  4566. }
  4567. QETH_DBF_TEXT_(trace, 4, "snore%i",
  4568. cmd->data.setadapterparms.hdr.used_total);
  4569. QETH_DBF_TEXT_(trace, 4, "sseqn%i", cmd->data.setadapterparms.hdr.seq_no);
  4570. /*copy entries to user buffer*/
  4571. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  4572. memcpy(qinfo->udata + qinfo->udata_offset,
  4573. (char *)snmp,
  4574. data_len + offsetof(struct qeth_snmp_cmd,data));
  4575. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  4576. } else {
  4577. memcpy(qinfo->udata + qinfo->udata_offset,
  4578. (char *)&snmp->request, data_len);
  4579. }
  4580. qinfo->udata_offset += data_len;
  4581. /* check if all replies received ... */
  4582. QETH_DBF_TEXT_(trace, 4, "srtot%i",
  4583. cmd->data.setadapterparms.hdr.used_total);
  4584. QETH_DBF_TEXT_(trace, 4, "srseq%i",
  4585. cmd->data.setadapterparms.hdr.seq_no);
  4586. if (cmd->data.setadapterparms.hdr.seq_no <
  4587. cmd->data.setadapterparms.hdr.used_total)
  4588. return 1;
  4589. return 0;
  4590. }
  4591. static struct qeth_cmd_buffer *
  4592. qeth_get_ipacmd_buffer(struct qeth_card *, enum qeth_ipa_cmds,
  4593. enum qeth_prot_versions );
  4594. static struct qeth_cmd_buffer *
  4595. qeth_get_adapter_cmd(struct qeth_card *card, __u32 command, __u32 cmdlen)
  4596. {
  4597. struct qeth_cmd_buffer *iob;
  4598. struct qeth_ipa_cmd *cmd;
  4599. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETADAPTERPARMS,
  4600. QETH_PROT_IPV4);
  4601. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4602. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  4603. cmd->data.setadapterparms.hdr.command_code = command;
  4604. cmd->data.setadapterparms.hdr.used_total = 1;
  4605. cmd->data.setadapterparms.hdr.seq_no = 1;
  4606. return iob;
  4607. }
  4608. /**
  4609. * function to send SNMP commands to OSA-E card
  4610. */
  4611. static int
  4612. qeth_snmp_command(struct qeth_card *card, char __user *udata)
  4613. {
  4614. struct qeth_cmd_buffer *iob;
  4615. struct qeth_ipa_cmd *cmd;
  4616. struct qeth_snmp_ureq *ureq;
  4617. int req_len;
  4618. struct qeth_arp_query_info qinfo = {0, };
  4619. int rc = 0;
  4620. QETH_DBF_TEXT(trace,3,"snmpcmd");
  4621. if (card->info.guestlan)
  4622. return -EOPNOTSUPP;
  4623. if ((!qeth_adp_supported(card,IPA_SETADP_SET_SNMP_CONTROL)) &&
  4624. (!card->options.layer2) ) {
  4625. PRINT_WARN("SNMP Query MIBS not supported "
  4626. "on %s!\n", QETH_CARD_IFNAME(card));
  4627. return -EOPNOTSUPP;
  4628. }
  4629. /* skip 4 bytes (data_len struct member) to get req_len */
  4630. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  4631. return -EFAULT;
  4632. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  4633. if (!ureq) {
  4634. QETH_DBF_TEXT(trace, 2, "snmpnome");
  4635. return -ENOMEM;
  4636. }
  4637. if (copy_from_user(ureq, udata,
  4638. req_len+sizeof(struct qeth_snmp_ureq_hdr))){
  4639. kfree(ureq);
  4640. return -EFAULT;
  4641. }
  4642. qinfo.udata_len = ureq->hdr.data_len;
  4643. if (!(qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL))){
  4644. kfree(ureq);
  4645. return -ENOMEM;
  4646. }
  4647. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  4648. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  4649. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  4650. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4651. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  4652. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  4653. qeth_snmp_command_cb, (void *)&qinfo);
  4654. if (rc)
  4655. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  4656. QETH_CARD_IFNAME(card), rc);
  4657. else {
  4658. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  4659. rc = -EFAULT;
  4660. }
  4661. kfree(ureq);
  4662. kfree(qinfo.udata);
  4663. return rc;
  4664. }
  4665. static int
  4666. qeth_default_setassparms_cb(struct qeth_card *, struct qeth_reply *,
  4667. unsigned long);
  4668. static int
  4669. qeth_default_setadapterparms_cb(struct qeth_card *card,
  4670. struct qeth_reply *reply,
  4671. unsigned long data);
  4672. static int
  4673. qeth_send_setassparms(struct qeth_card *, struct qeth_cmd_buffer *,
  4674. __u16, long,
  4675. int (*reply_cb)
  4676. (struct qeth_card *, struct qeth_reply *, unsigned long),
  4677. void *reply_param);
  4678. static int
  4679. qeth_arp_add_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4680. {
  4681. struct qeth_cmd_buffer *iob;
  4682. char buf[16];
  4683. int tmp;
  4684. int rc;
  4685. QETH_DBF_TEXT(trace,3,"arpadent");
  4686. /*
  4687. * currently GuestLAN only supports the ARP assist function
  4688. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_ADD_ENTRY;
  4689. * thus we say EOPNOTSUPP for this ARP function
  4690. */
  4691. if (card->info.guestlan)
  4692. return -EOPNOTSUPP;
  4693. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4694. PRINT_WARN("ARP processing not supported "
  4695. "on %s!\n", QETH_CARD_IFNAME(card));
  4696. return -EOPNOTSUPP;
  4697. }
  4698. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4699. IPA_CMD_ASS_ARP_ADD_ENTRY,
  4700. sizeof(struct qeth_arp_cache_entry),
  4701. QETH_PROT_IPV4);
  4702. rc = qeth_send_setassparms(card, iob,
  4703. sizeof(struct qeth_arp_cache_entry),
  4704. (unsigned long) entry,
  4705. qeth_default_setassparms_cb, NULL);
  4706. if (rc) {
  4707. tmp = rc;
  4708. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4709. PRINT_WARN("Could not add ARP entry for address %s on %s: "
  4710. "%s (0x%x/%d)\n",
  4711. buf, QETH_CARD_IFNAME(card),
  4712. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4713. }
  4714. return rc;
  4715. }
  4716. static int
  4717. qeth_arp_remove_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4718. {
  4719. struct qeth_cmd_buffer *iob;
  4720. char buf[16] = {0, };
  4721. int tmp;
  4722. int rc;
  4723. QETH_DBF_TEXT(trace,3,"arprment");
  4724. /*
  4725. * currently GuestLAN only supports the ARP assist function
  4726. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_REMOVE_ENTRY;
  4727. * thus we say EOPNOTSUPP for this ARP function
  4728. */
  4729. if (card->info.guestlan)
  4730. return -EOPNOTSUPP;
  4731. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4732. PRINT_WARN("ARP processing not supported "
  4733. "on %s!\n", QETH_CARD_IFNAME(card));
  4734. return -EOPNOTSUPP;
  4735. }
  4736. memcpy(buf, entry, 12);
  4737. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4738. IPA_CMD_ASS_ARP_REMOVE_ENTRY,
  4739. 12,
  4740. QETH_PROT_IPV4);
  4741. rc = qeth_send_setassparms(card, iob,
  4742. 12, (unsigned long)buf,
  4743. qeth_default_setassparms_cb, NULL);
  4744. if (rc) {
  4745. tmp = rc;
  4746. memset(buf, 0, 16);
  4747. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4748. PRINT_WARN("Could not delete ARP entry for address %s on %s: "
  4749. "%s (0x%x/%d)\n",
  4750. buf, QETH_CARD_IFNAME(card),
  4751. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4752. }
  4753. return rc;
  4754. }
  4755. static int
  4756. qeth_arp_flush_cache(struct qeth_card *card)
  4757. {
  4758. int rc;
  4759. int tmp;
  4760. QETH_DBF_TEXT(trace,3,"arpflush");
  4761. /*
  4762. * currently GuestLAN only supports the ARP assist function
  4763. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_FLUSH_CACHE;
  4764. * thus we say EOPNOTSUPP for this ARP function
  4765. */
  4766. if (card->info.guestlan || (card->info.type == QETH_CARD_TYPE_IQD))
  4767. return -EOPNOTSUPP;
  4768. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4769. PRINT_WARN("ARP processing not supported "
  4770. "on %s!\n", QETH_CARD_IFNAME(card));
  4771. return -EOPNOTSUPP;
  4772. }
  4773. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4774. IPA_CMD_ASS_ARP_FLUSH_CACHE, 0);
  4775. if (rc){
  4776. tmp = rc;
  4777. PRINT_WARN("Could not flush ARP cache on %s: %s (0x%x/%d)\n",
  4778. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4779. tmp, tmp);
  4780. }
  4781. return rc;
  4782. }
  4783. static int
  4784. qeth_do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  4785. {
  4786. struct qeth_card *card = (struct qeth_card *)dev->priv;
  4787. struct qeth_arp_cache_entry arp_entry;
  4788. struct mii_ioctl_data *mii_data;
  4789. int rc = 0;
  4790. if (!card)
  4791. return -ENODEV;
  4792. if ((card->state != CARD_STATE_UP) &&
  4793. (card->state != CARD_STATE_SOFTSETUP))
  4794. return -ENODEV;
  4795. if (card->info.type == QETH_CARD_TYPE_OSN)
  4796. return -EPERM;
  4797. switch (cmd){
  4798. case SIOC_QETH_ARP_SET_NO_ENTRIES:
  4799. if ( !capable(CAP_NET_ADMIN) ||
  4800. (card->options.layer2) ) {
  4801. rc = -EPERM;
  4802. break;
  4803. }
  4804. rc = qeth_arp_set_no_entries(card, rq->ifr_ifru.ifru_ivalue);
  4805. break;
  4806. case SIOC_QETH_ARP_QUERY_INFO:
  4807. if ( !capable(CAP_NET_ADMIN) ||
  4808. (card->options.layer2) ) {
  4809. rc = -EPERM;
  4810. break;
  4811. }
  4812. rc = qeth_arp_query(card, rq->ifr_ifru.ifru_data);
  4813. break;
  4814. case SIOC_QETH_ARP_ADD_ENTRY:
  4815. if ( !capable(CAP_NET_ADMIN) ||
  4816. (card->options.layer2) ) {
  4817. rc = -EPERM;
  4818. break;
  4819. }
  4820. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4821. sizeof(struct qeth_arp_cache_entry)))
  4822. rc = -EFAULT;
  4823. else
  4824. rc = qeth_arp_add_entry(card, &arp_entry);
  4825. break;
  4826. case SIOC_QETH_ARP_REMOVE_ENTRY:
  4827. if ( !capable(CAP_NET_ADMIN) ||
  4828. (card->options.layer2) ) {
  4829. rc = -EPERM;
  4830. break;
  4831. }
  4832. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4833. sizeof(struct qeth_arp_cache_entry)))
  4834. rc = -EFAULT;
  4835. else
  4836. rc = qeth_arp_remove_entry(card, &arp_entry);
  4837. break;
  4838. case SIOC_QETH_ARP_FLUSH_CACHE:
  4839. if ( !capable(CAP_NET_ADMIN) ||
  4840. (card->options.layer2) ) {
  4841. rc = -EPERM;
  4842. break;
  4843. }
  4844. rc = qeth_arp_flush_cache(card);
  4845. break;
  4846. case SIOC_QETH_ADP_SET_SNMP_CONTROL:
  4847. rc = qeth_snmp_command(card, rq->ifr_ifru.ifru_data);
  4848. break;
  4849. case SIOC_QETH_GET_CARD_TYPE:
  4850. if ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  4851. !card->info.guestlan)
  4852. return 1;
  4853. return 0;
  4854. break;
  4855. case SIOCGMIIPHY:
  4856. mii_data = if_mii(rq);
  4857. mii_data->phy_id = 0;
  4858. break;
  4859. case SIOCGMIIREG:
  4860. mii_data = if_mii(rq);
  4861. if (mii_data->phy_id != 0)
  4862. rc = -EINVAL;
  4863. else
  4864. mii_data->val_out = qeth_mdio_read(dev,mii_data->phy_id,
  4865. mii_data->reg_num);
  4866. break;
  4867. default:
  4868. rc = -EOPNOTSUPP;
  4869. }
  4870. if (rc)
  4871. QETH_DBF_TEXT_(trace, 2, "ioce%d", rc);
  4872. return rc;
  4873. }
  4874. static struct net_device_stats *
  4875. qeth_get_stats(struct net_device *dev)
  4876. {
  4877. struct qeth_card *card;
  4878. card = (struct qeth_card *) (dev->priv);
  4879. QETH_DBF_TEXT(trace,5,"getstat");
  4880. return &card->stats;
  4881. }
  4882. static int
  4883. qeth_change_mtu(struct net_device *dev, int new_mtu)
  4884. {
  4885. struct qeth_card *card;
  4886. char dbf_text[15];
  4887. card = (struct qeth_card *) (dev->priv);
  4888. QETH_DBF_TEXT(trace,4,"chgmtu");
  4889. sprintf(dbf_text, "%8x", new_mtu);
  4890. QETH_DBF_TEXT(trace,4,dbf_text);
  4891. if (new_mtu < 64)
  4892. return -EINVAL;
  4893. if (new_mtu > 65535)
  4894. return -EINVAL;
  4895. if ((!qeth_is_supported(card,IPA_IP_FRAGMENTATION)) &&
  4896. (!qeth_mtu_is_valid(card, new_mtu)))
  4897. return -EINVAL;
  4898. dev->mtu = new_mtu;
  4899. return 0;
  4900. }
  4901. #ifdef CONFIG_QETH_VLAN
  4902. static void
  4903. qeth_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
  4904. {
  4905. struct qeth_card *card;
  4906. unsigned long flags;
  4907. QETH_DBF_TEXT(trace,4,"vlanreg");
  4908. card = (struct qeth_card *) dev->priv;
  4909. spin_lock_irqsave(&card->vlanlock, flags);
  4910. card->vlangrp = grp;
  4911. spin_unlock_irqrestore(&card->vlanlock, flags);
  4912. }
  4913. static void
  4914. qeth_free_vlan_buffer(struct qeth_card *card, struct qeth_qdio_out_buffer *buf,
  4915. unsigned short vid)
  4916. {
  4917. int i;
  4918. struct sk_buff *skb;
  4919. struct sk_buff_head tmp_list;
  4920. skb_queue_head_init(&tmp_list);
  4921. lockdep_set_class(&tmp_list.lock, &qdio_out_skb_queue_key);
  4922. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  4923. while ((skb = skb_dequeue(&buf->skb_list))){
  4924. if (vlan_tx_tag_present(skb) &&
  4925. (vlan_tx_tag_get(skb) == vid)) {
  4926. atomic_dec(&skb->users);
  4927. dev_kfree_skb(skb);
  4928. } else
  4929. skb_queue_tail(&tmp_list, skb);
  4930. }
  4931. }
  4932. while ((skb = skb_dequeue(&tmp_list)))
  4933. skb_queue_tail(&buf->skb_list, skb);
  4934. }
  4935. static void
  4936. qeth_free_vlan_skbs(struct qeth_card *card, unsigned short vid)
  4937. {
  4938. int i, j;
  4939. QETH_DBF_TEXT(trace, 4, "frvlskbs");
  4940. for (i = 0; i < card->qdio.no_out_queues; ++i){
  4941. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  4942. qeth_free_vlan_buffer(card, &card->qdio.
  4943. out_qs[i]->bufs[j], vid);
  4944. }
  4945. }
  4946. static void
  4947. qeth_free_vlan_addresses4(struct qeth_card *card, unsigned short vid)
  4948. {
  4949. struct in_device *in_dev;
  4950. struct in_ifaddr *ifa;
  4951. struct qeth_ipaddr *addr;
  4952. QETH_DBF_TEXT(trace, 4, "frvaddr4");
  4953. rcu_read_lock();
  4954. in_dev = __in_dev_get_rcu(vlan_group_get_device(card->vlangrp, vid));
  4955. if (!in_dev)
  4956. goto out;
  4957. for (ifa = in_dev->ifa_list; ifa; ifa = ifa->ifa_next) {
  4958. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  4959. if (addr){
  4960. addr->u.a4.addr = ifa->ifa_address;
  4961. addr->u.a4.mask = ifa->ifa_mask;
  4962. addr->type = QETH_IP_TYPE_NORMAL;
  4963. if (!qeth_delete_ip(card, addr))
  4964. kfree(addr);
  4965. }
  4966. }
  4967. out:
  4968. rcu_read_unlock();
  4969. }
  4970. static void
  4971. qeth_free_vlan_addresses6(struct qeth_card *card, unsigned short vid)
  4972. {
  4973. #ifdef CONFIG_QETH_IPV6
  4974. struct inet6_dev *in6_dev;
  4975. struct inet6_ifaddr *ifa;
  4976. struct qeth_ipaddr *addr;
  4977. QETH_DBF_TEXT(trace, 4, "frvaddr6");
  4978. in6_dev = in6_dev_get(vlan_group_get_device(card->vlangrp, vid));
  4979. if (!in6_dev)
  4980. return;
  4981. for (ifa = in6_dev->addr_list; ifa; ifa = ifa->lst_next){
  4982. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  4983. if (addr){
  4984. memcpy(&addr->u.a6.addr, &ifa->addr,
  4985. sizeof(struct in6_addr));
  4986. addr->u.a6.pfxlen = ifa->prefix_len;
  4987. addr->type = QETH_IP_TYPE_NORMAL;
  4988. if (!qeth_delete_ip(card, addr))
  4989. kfree(addr);
  4990. }
  4991. }
  4992. in6_dev_put(in6_dev);
  4993. #endif /* CONFIG_QETH_IPV6 */
  4994. }
  4995. static void
  4996. qeth_free_vlan_addresses(struct qeth_card *card, unsigned short vid)
  4997. {
  4998. if (card->options.layer2 || !card->vlangrp)
  4999. return;
  5000. qeth_free_vlan_addresses4(card, vid);
  5001. qeth_free_vlan_addresses6(card, vid);
  5002. }
  5003. static int
  5004. qeth_layer2_send_setdelvlan_cb(struct qeth_card *card,
  5005. struct qeth_reply *reply,
  5006. unsigned long data)
  5007. {
  5008. struct qeth_ipa_cmd *cmd;
  5009. QETH_DBF_TEXT(trace, 2, "L2sdvcb");
  5010. cmd = (struct qeth_ipa_cmd *) data;
  5011. if (cmd->hdr.return_code) {
  5012. PRINT_ERR("Error in processing VLAN %i on %s: 0x%x. "
  5013. "Continuing\n",cmd->data.setdelvlan.vlan_id,
  5014. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5015. QETH_DBF_TEXT_(trace, 2, "L2VL%4x", cmd->hdr.command);
  5016. QETH_DBF_TEXT_(trace, 2, "L2%s", CARD_BUS_ID(card));
  5017. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5018. }
  5019. return 0;
  5020. }
  5021. static int
  5022. qeth_layer2_send_setdelvlan(struct qeth_card *card, __u16 i,
  5023. enum qeth_ipa_cmds ipacmd)
  5024. {
  5025. struct qeth_ipa_cmd *cmd;
  5026. struct qeth_cmd_buffer *iob;
  5027. QETH_DBF_TEXT_(trace, 4, "L2sdv%x",ipacmd);
  5028. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5029. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5030. cmd->data.setdelvlan.vlan_id = i;
  5031. return qeth_send_ipa_cmd(card, iob,
  5032. qeth_layer2_send_setdelvlan_cb, NULL);
  5033. }
  5034. static void
  5035. qeth_layer2_process_vlans(struct qeth_card *card, int clear)
  5036. {
  5037. unsigned short i;
  5038. QETH_DBF_TEXT(trace, 3, "L2prcvln");
  5039. if (!card->vlangrp)
  5040. return;
  5041. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5042. if (vlan_group_get_device(card->vlangrp, i) == NULL)
  5043. continue;
  5044. if (clear)
  5045. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_DELVLAN);
  5046. else
  5047. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_SETVLAN);
  5048. }
  5049. }
  5050. /*add_vid is layer 2 used only ....*/
  5051. static void
  5052. qeth_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  5053. {
  5054. struct qeth_card *card;
  5055. QETH_DBF_TEXT_(trace, 4, "aid:%d", vid);
  5056. card = (struct qeth_card *) dev->priv;
  5057. if (!card->options.layer2)
  5058. return;
  5059. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_SETVLAN);
  5060. }
  5061. /*... kill_vid used for both modes*/
  5062. static void
  5063. qeth_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  5064. {
  5065. struct qeth_card *card;
  5066. unsigned long flags;
  5067. QETH_DBF_TEXT_(trace, 4, "kid:%d", vid);
  5068. card = (struct qeth_card *) dev->priv;
  5069. /* free all skbs for the vlan device */
  5070. qeth_free_vlan_skbs(card, vid);
  5071. spin_lock_irqsave(&card->vlanlock, flags);
  5072. /* unregister IP addresses of vlan device */
  5073. qeth_free_vlan_addresses(card, vid);
  5074. vlan_group_set_device(card->vlangrp, vid, NULL);
  5075. spin_unlock_irqrestore(&card->vlanlock, flags);
  5076. if (card->options.layer2)
  5077. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_DELVLAN);
  5078. qeth_set_multicast_list(card->dev);
  5079. }
  5080. #endif
  5081. /**
  5082. * Examine hardware response to SET_PROMISC_MODE
  5083. */
  5084. static int
  5085. qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  5086. struct qeth_reply *reply,
  5087. unsigned long data)
  5088. {
  5089. struct qeth_ipa_cmd *cmd;
  5090. struct qeth_ipacmd_setadpparms *setparms;
  5091. QETH_DBF_TEXT(trace,4,"prmadpcb");
  5092. cmd = (struct qeth_ipa_cmd *) data;
  5093. setparms = &(cmd->data.setadapterparms);
  5094. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  5095. if (cmd->hdr.return_code) {
  5096. QETH_DBF_TEXT_(trace,4,"prmrc%2.2x",cmd->hdr.return_code);
  5097. setparms->data.mode = SET_PROMISC_MODE_OFF;
  5098. }
  5099. card->info.promisc_mode = setparms->data.mode;
  5100. return 0;
  5101. }
  5102. /*
  5103. * Set promiscuous mode (on or off) (SET_PROMISC_MODE command)
  5104. */
  5105. static void
  5106. qeth_setadp_promisc_mode(struct qeth_card *card)
  5107. {
  5108. enum qeth_ipa_promisc_modes mode;
  5109. struct net_device *dev = card->dev;
  5110. struct qeth_cmd_buffer *iob;
  5111. struct qeth_ipa_cmd *cmd;
  5112. QETH_DBF_TEXT(trace, 4, "setprom");
  5113. if (((dev->flags & IFF_PROMISC) &&
  5114. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  5115. (!(dev->flags & IFF_PROMISC) &&
  5116. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  5117. return;
  5118. mode = SET_PROMISC_MODE_OFF;
  5119. if (dev->flags & IFF_PROMISC)
  5120. mode = SET_PROMISC_MODE_ON;
  5121. QETH_DBF_TEXT_(trace, 4, "mode:%x", mode);
  5122. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  5123. sizeof(struct qeth_ipacmd_setadpparms));
  5124. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  5125. cmd->data.setadapterparms.data.mode = mode;
  5126. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  5127. }
  5128. /**
  5129. * set multicast address on card
  5130. */
  5131. static void
  5132. qeth_set_multicast_list(struct net_device *dev)
  5133. {
  5134. struct qeth_card *card = (struct qeth_card *) dev->priv;
  5135. if (card->info.type == QETH_CARD_TYPE_OSN)
  5136. return ;
  5137. QETH_DBF_TEXT(trace, 3, "setmulti");
  5138. qeth_delete_mc_addresses(card);
  5139. if (card->options.layer2) {
  5140. qeth_layer2_add_multicast(card);
  5141. goto out;
  5142. }
  5143. qeth_add_multicast_ipv4(card);
  5144. #ifdef CONFIG_QETH_IPV6
  5145. qeth_add_multicast_ipv6(card);
  5146. #endif
  5147. out:
  5148. qeth_set_ip_addr_list(card);
  5149. if (!qeth_adp_supported(card, IPA_SETADP_SET_PROMISC_MODE))
  5150. return;
  5151. qeth_setadp_promisc_mode(card);
  5152. }
  5153. static int
  5154. qeth_neigh_setup(struct net_device *dev, struct neigh_parms *np)
  5155. {
  5156. return 0;
  5157. }
  5158. static void
  5159. qeth_get_mac_for_ipm(__u32 ipm, char *mac, struct net_device *dev)
  5160. {
  5161. if (dev->type == ARPHRD_IEEE802_TR)
  5162. ip_tr_mc_map(ipm, mac);
  5163. else
  5164. ip_eth_mc_map(ipm, mac);
  5165. }
  5166. static struct qeth_ipaddr *
  5167. qeth_get_addr_buffer(enum qeth_prot_versions prot)
  5168. {
  5169. struct qeth_ipaddr *addr;
  5170. addr = kzalloc(sizeof(struct qeth_ipaddr), GFP_ATOMIC);
  5171. if (addr == NULL) {
  5172. PRINT_WARN("Not enough memory to add address\n");
  5173. return NULL;
  5174. }
  5175. addr->type = QETH_IP_TYPE_NORMAL;
  5176. addr->proto = prot;
  5177. return addr;
  5178. }
  5179. int
  5180. qeth_osn_assist(struct net_device *dev,
  5181. void *data,
  5182. int data_len)
  5183. {
  5184. struct qeth_cmd_buffer *iob;
  5185. struct qeth_card *card;
  5186. int rc;
  5187. QETH_DBF_TEXT(trace, 2, "osnsdmc");
  5188. if (!dev)
  5189. return -ENODEV;
  5190. card = (struct qeth_card *)dev->priv;
  5191. if (!card)
  5192. return -ENODEV;
  5193. if ((card->state != CARD_STATE_UP) &&
  5194. (card->state != CARD_STATE_SOFTSETUP))
  5195. return -ENODEV;
  5196. iob = qeth_wait_for_buffer(&card->write);
  5197. memcpy(iob->data+IPA_PDU_HEADER_SIZE, data, data_len);
  5198. rc = qeth_osn_send_ipa_cmd(card, iob, data_len);
  5199. return rc;
  5200. }
  5201. static struct net_device *
  5202. qeth_netdev_by_devno(unsigned char *read_dev_no)
  5203. {
  5204. struct qeth_card *card;
  5205. struct net_device *ndev;
  5206. unsigned char *readno;
  5207. __u16 temp_dev_no, card_dev_no;
  5208. char *endp;
  5209. unsigned long flags;
  5210. ndev = NULL;
  5211. memcpy(&temp_dev_no, read_dev_no, 2);
  5212. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  5213. list_for_each_entry(card, &qeth_card_list.list, list) {
  5214. readno = CARD_RDEV_ID(card);
  5215. readno += (strlen(readno) - 4);
  5216. card_dev_no = simple_strtoul(readno, &endp, 16);
  5217. if (card_dev_no == temp_dev_no) {
  5218. ndev = card->dev;
  5219. break;
  5220. }
  5221. }
  5222. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  5223. return ndev;
  5224. }
  5225. int
  5226. qeth_osn_register(unsigned char *read_dev_no,
  5227. struct net_device **dev,
  5228. int (*assist_cb)(struct net_device *, void *),
  5229. int (*data_cb)(struct sk_buff *))
  5230. {
  5231. struct qeth_card * card;
  5232. QETH_DBF_TEXT(trace, 2, "osnreg");
  5233. *dev = qeth_netdev_by_devno(read_dev_no);
  5234. if (*dev == NULL)
  5235. return -ENODEV;
  5236. card = (struct qeth_card *)(*dev)->priv;
  5237. if (!card)
  5238. return -ENODEV;
  5239. if ((assist_cb == NULL) || (data_cb == NULL))
  5240. return -EINVAL;
  5241. card->osn_info.assist_cb = assist_cb;
  5242. card->osn_info.data_cb = data_cb;
  5243. return 0;
  5244. }
  5245. void
  5246. qeth_osn_deregister(struct net_device * dev)
  5247. {
  5248. struct qeth_card *card;
  5249. QETH_DBF_TEXT(trace, 2, "osndereg");
  5250. if (!dev)
  5251. return;
  5252. card = (struct qeth_card *)dev->priv;
  5253. if (!card)
  5254. return;
  5255. card->osn_info.assist_cb = NULL;
  5256. card->osn_info.data_cb = NULL;
  5257. return;
  5258. }
  5259. static void
  5260. qeth_delete_mc_addresses(struct qeth_card *card)
  5261. {
  5262. struct qeth_ipaddr *iptodo;
  5263. unsigned long flags;
  5264. QETH_DBF_TEXT(trace,4,"delmc");
  5265. iptodo = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5266. if (!iptodo) {
  5267. QETH_DBF_TEXT(trace, 2, "dmcnomem");
  5268. return;
  5269. }
  5270. iptodo->type = QETH_IP_TYPE_DEL_ALL_MC;
  5271. spin_lock_irqsave(&card->ip_lock, flags);
  5272. if (!__qeth_insert_ip_todo(card, iptodo, 0))
  5273. kfree(iptodo);
  5274. spin_unlock_irqrestore(&card->ip_lock, flags);
  5275. }
  5276. static void
  5277. qeth_add_mc(struct qeth_card *card, struct in_device *in4_dev)
  5278. {
  5279. struct qeth_ipaddr *ipm;
  5280. struct ip_mc_list *im4;
  5281. char buf[MAX_ADDR_LEN];
  5282. QETH_DBF_TEXT(trace,4,"addmc");
  5283. for (im4 = in4_dev->mc_list; im4; im4 = im4->next) {
  5284. qeth_get_mac_for_ipm(im4->multiaddr, buf, in4_dev->dev);
  5285. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5286. if (!ipm)
  5287. continue;
  5288. ipm->u.a4.addr = im4->multiaddr;
  5289. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5290. ipm->is_multicast = 1;
  5291. if (!qeth_add_ip(card,ipm))
  5292. kfree(ipm);
  5293. }
  5294. }
  5295. static inline void
  5296. qeth_add_vlan_mc(struct qeth_card *card)
  5297. {
  5298. #ifdef CONFIG_QETH_VLAN
  5299. struct in_device *in_dev;
  5300. struct vlan_group *vg;
  5301. int i;
  5302. QETH_DBF_TEXT(trace,4,"addmcvl");
  5303. if ( ((card->options.layer2 == 0) &&
  5304. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5305. (card->vlangrp == NULL) )
  5306. return ;
  5307. vg = card->vlangrp;
  5308. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5309. struct net_device *netdev = vlan_group_get_device(vg, i);
  5310. if (netdev == NULL ||
  5311. !(netdev->flags & IFF_UP))
  5312. continue;
  5313. in_dev = in_dev_get(netdev);
  5314. if (!in_dev)
  5315. continue;
  5316. read_lock(&in_dev->mc_list_lock);
  5317. qeth_add_mc(card,in_dev);
  5318. read_unlock(&in_dev->mc_list_lock);
  5319. in_dev_put(in_dev);
  5320. }
  5321. #endif
  5322. }
  5323. static void
  5324. qeth_add_multicast_ipv4(struct qeth_card *card)
  5325. {
  5326. struct in_device *in4_dev;
  5327. QETH_DBF_TEXT(trace,4,"chkmcv4");
  5328. in4_dev = in_dev_get(card->dev);
  5329. if (in4_dev == NULL)
  5330. return;
  5331. read_lock(&in4_dev->mc_list_lock);
  5332. qeth_add_mc(card, in4_dev);
  5333. qeth_add_vlan_mc(card);
  5334. read_unlock(&in4_dev->mc_list_lock);
  5335. in_dev_put(in4_dev);
  5336. }
  5337. static void
  5338. qeth_layer2_add_multicast(struct qeth_card *card)
  5339. {
  5340. struct qeth_ipaddr *ipm;
  5341. struct dev_mc_list *dm;
  5342. QETH_DBF_TEXT(trace,4,"L2addmc");
  5343. for (dm = card->dev->mc_list; dm; dm = dm->next) {
  5344. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5345. if (!ipm)
  5346. continue;
  5347. memcpy(ipm->mac,dm->dmi_addr,MAX_ADDR_LEN);
  5348. ipm->is_multicast = 1;
  5349. if (!qeth_add_ip(card, ipm))
  5350. kfree(ipm);
  5351. }
  5352. }
  5353. #ifdef CONFIG_QETH_IPV6
  5354. static void
  5355. qeth_add_mc6(struct qeth_card *card, struct inet6_dev *in6_dev)
  5356. {
  5357. struct qeth_ipaddr *ipm;
  5358. struct ifmcaddr6 *im6;
  5359. char buf[MAX_ADDR_LEN];
  5360. QETH_DBF_TEXT(trace,4,"addmc6");
  5361. for (im6 = in6_dev->mc_list; im6 != NULL; im6 = im6->next) {
  5362. ndisc_mc_map(&im6->mca_addr, buf, in6_dev->dev, 0);
  5363. ipm = qeth_get_addr_buffer(QETH_PROT_IPV6);
  5364. if (!ipm)
  5365. continue;
  5366. ipm->is_multicast = 1;
  5367. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5368. memcpy(&ipm->u.a6.addr,&im6->mca_addr.s6_addr,
  5369. sizeof(struct in6_addr));
  5370. if (!qeth_add_ip(card,ipm))
  5371. kfree(ipm);
  5372. }
  5373. }
  5374. static inline void
  5375. qeth_add_vlan_mc6(struct qeth_card *card)
  5376. {
  5377. #ifdef CONFIG_QETH_VLAN
  5378. struct inet6_dev *in_dev;
  5379. struct vlan_group *vg;
  5380. int i;
  5381. QETH_DBF_TEXT(trace,4,"admc6vl");
  5382. if ( ((card->options.layer2 == 0) &&
  5383. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5384. (card->vlangrp == NULL))
  5385. return ;
  5386. vg = card->vlangrp;
  5387. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5388. struct net_device *netdev = vlan_group_get_device(vg, i);
  5389. if (netdev == NULL ||
  5390. !(netdev->flags & IFF_UP))
  5391. continue;
  5392. in_dev = in6_dev_get(netdev);
  5393. if (!in_dev)
  5394. continue;
  5395. read_lock_bh(&in_dev->lock);
  5396. qeth_add_mc6(card,in_dev);
  5397. read_unlock_bh(&in_dev->lock);
  5398. in6_dev_put(in_dev);
  5399. }
  5400. #endif /* CONFIG_QETH_VLAN */
  5401. }
  5402. static void
  5403. qeth_add_multicast_ipv6(struct qeth_card *card)
  5404. {
  5405. struct inet6_dev *in6_dev;
  5406. QETH_DBF_TEXT(trace,4,"chkmcv6");
  5407. if (!qeth_is_supported(card, IPA_IPV6))
  5408. return ;
  5409. in6_dev = in6_dev_get(card->dev);
  5410. if (in6_dev == NULL)
  5411. return;
  5412. read_lock_bh(&in6_dev->lock);
  5413. qeth_add_mc6(card, in6_dev);
  5414. qeth_add_vlan_mc6(card);
  5415. read_unlock_bh(&in6_dev->lock);
  5416. in6_dev_put(in6_dev);
  5417. }
  5418. #endif /* CONFIG_QETH_IPV6 */
  5419. static int
  5420. qeth_layer2_send_setdelmac(struct qeth_card *card, __u8 *mac,
  5421. enum qeth_ipa_cmds ipacmd,
  5422. int (*reply_cb) (struct qeth_card *,
  5423. struct qeth_reply*,
  5424. unsigned long))
  5425. {
  5426. struct qeth_ipa_cmd *cmd;
  5427. struct qeth_cmd_buffer *iob;
  5428. QETH_DBF_TEXT(trace, 2, "L2sdmac");
  5429. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5430. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5431. cmd->data.setdelmac.mac_length = OSA_ADDR_LEN;
  5432. memcpy(&cmd->data.setdelmac.mac, mac, OSA_ADDR_LEN);
  5433. return qeth_send_ipa_cmd(card, iob, reply_cb, NULL);
  5434. }
  5435. static int
  5436. qeth_layer2_send_setgroupmac_cb(struct qeth_card *card,
  5437. struct qeth_reply *reply,
  5438. unsigned long data)
  5439. {
  5440. struct qeth_ipa_cmd *cmd;
  5441. __u8 *mac;
  5442. QETH_DBF_TEXT(trace, 2, "L2Sgmacb");
  5443. cmd = (struct qeth_ipa_cmd *) data;
  5444. mac = &cmd->data.setdelmac.mac[0];
  5445. /* MAC already registered, needed in couple/uncouple case */
  5446. if (cmd->hdr.return_code == 0x2005) {
  5447. PRINT_WARN("Group MAC %02x:%02x:%02x:%02x:%02x:%02x " \
  5448. "already existing on %s \n",
  5449. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5450. QETH_CARD_IFNAME(card));
  5451. cmd->hdr.return_code = 0;
  5452. }
  5453. if (cmd->hdr.return_code)
  5454. PRINT_ERR("Could not set group MAC " \
  5455. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5456. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5457. QETH_CARD_IFNAME(card),cmd->hdr.return_code);
  5458. return 0;
  5459. }
  5460. static int
  5461. qeth_layer2_send_setgroupmac(struct qeth_card *card, __u8 *mac)
  5462. {
  5463. QETH_DBF_TEXT(trace, 2, "L2Sgmac");
  5464. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETGMAC,
  5465. qeth_layer2_send_setgroupmac_cb);
  5466. }
  5467. static int
  5468. qeth_layer2_send_delgroupmac_cb(struct qeth_card *card,
  5469. struct qeth_reply *reply,
  5470. unsigned long data)
  5471. {
  5472. struct qeth_ipa_cmd *cmd;
  5473. __u8 *mac;
  5474. QETH_DBF_TEXT(trace, 2, "L2Dgmacb");
  5475. cmd = (struct qeth_ipa_cmd *) data;
  5476. mac = &cmd->data.setdelmac.mac[0];
  5477. if (cmd->hdr.return_code)
  5478. PRINT_ERR("Could not delete group MAC " \
  5479. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5480. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5481. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5482. return 0;
  5483. }
  5484. static int
  5485. qeth_layer2_send_delgroupmac(struct qeth_card *card, __u8 *mac)
  5486. {
  5487. QETH_DBF_TEXT(trace, 2, "L2Dgmac");
  5488. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELGMAC,
  5489. qeth_layer2_send_delgroupmac_cb);
  5490. }
  5491. static int
  5492. qeth_layer2_send_setmac_cb(struct qeth_card *card,
  5493. struct qeth_reply *reply,
  5494. unsigned long data)
  5495. {
  5496. struct qeth_ipa_cmd *cmd;
  5497. QETH_DBF_TEXT(trace, 2, "L2Smaccb");
  5498. cmd = (struct qeth_ipa_cmd *) data;
  5499. if (cmd->hdr.return_code) {
  5500. QETH_DBF_TEXT_(trace, 2, "L2er%x", cmd->hdr.return_code);
  5501. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5502. cmd->hdr.return_code = -EIO;
  5503. } else {
  5504. card->info.mac_bits |= QETH_LAYER2_MAC_REGISTERED;
  5505. memcpy(card->dev->dev_addr,cmd->data.setdelmac.mac,
  5506. OSA_ADDR_LEN);
  5507. PRINT_INFO("MAC address %2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x "
  5508. "successfully registered on device %s\n",
  5509. card->dev->dev_addr[0], card->dev->dev_addr[1],
  5510. card->dev->dev_addr[2], card->dev->dev_addr[3],
  5511. card->dev->dev_addr[4], card->dev->dev_addr[5],
  5512. card->dev->name);
  5513. }
  5514. return 0;
  5515. }
  5516. static int
  5517. qeth_layer2_send_setmac(struct qeth_card *card, __u8 *mac)
  5518. {
  5519. QETH_DBF_TEXT(trace, 2, "L2Setmac");
  5520. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETVMAC,
  5521. qeth_layer2_send_setmac_cb);
  5522. }
  5523. static int
  5524. qeth_layer2_send_delmac_cb(struct qeth_card *card,
  5525. struct qeth_reply *reply,
  5526. unsigned long data)
  5527. {
  5528. struct qeth_ipa_cmd *cmd;
  5529. QETH_DBF_TEXT(trace, 2, "L2Dmaccb");
  5530. cmd = (struct qeth_ipa_cmd *) data;
  5531. if (cmd->hdr.return_code) {
  5532. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5533. cmd->hdr.return_code = -EIO;
  5534. return 0;
  5535. }
  5536. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5537. return 0;
  5538. }
  5539. static int
  5540. qeth_layer2_send_delmac(struct qeth_card *card, __u8 *mac)
  5541. {
  5542. QETH_DBF_TEXT(trace, 2, "L2Delmac");
  5543. if (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))
  5544. return 0;
  5545. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELVMAC,
  5546. qeth_layer2_send_delmac_cb);
  5547. }
  5548. static int
  5549. qeth_layer2_set_mac_address(struct net_device *dev, void *p)
  5550. {
  5551. struct sockaddr *addr = p;
  5552. struct qeth_card *card;
  5553. int rc = 0;
  5554. QETH_DBF_TEXT(trace, 3, "setmac");
  5555. if (qeth_verify_dev(dev) != QETH_REAL_CARD) {
  5556. QETH_DBF_TEXT(trace, 3, "setmcINV");
  5557. return -EOPNOTSUPP;
  5558. }
  5559. card = (struct qeth_card *) dev->priv;
  5560. if (!card->options.layer2) {
  5561. PRINT_WARN("Setting MAC address on %s is not supported "
  5562. "in Layer 3 mode.\n", dev->name);
  5563. QETH_DBF_TEXT(trace, 3, "setmcLY3");
  5564. return -EOPNOTSUPP;
  5565. }
  5566. if (card->info.type == QETH_CARD_TYPE_OSN) {
  5567. PRINT_WARN("Setting MAC address on %s is not supported.\n",
  5568. dev->name);
  5569. QETH_DBF_TEXT(trace, 3, "setmcOSN");
  5570. return -EOPNOTSUPP;
  5571. }
  5572. QETH_DBF_TEXT_(trace, 3, "%s", CARD_BUS_ID(card));
  5573. QETH_DBF_HEX(trace, 3, addr->sa_data, OSA_ADDR_LEN);
  5574. rc = qeth_layer2_send_delmac(card, &card->dev->dev_addr[0]);
  5575. if (!rc)
  5576. rc = qeth_layer2_send_setmac(card, addr->sa_data);
  5577. return rc;
  5578. }
  5579. static void
  5580. qeth_fill_ipacmd_header(struct qeth_card *card, struct qeth_ipa_cmd *cmd,
  5581. __u8 command, enum qeth_prot_versions prot)
  5582. {
  5583. memset(cmd, 0, sizeof (struct qeth_ipa_cmd));
  5584. cmd->hdr.command = command;
  5585. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  5586. cmd->hdr.seqno = card->seqno.ipa;
  5587. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  5588. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  5589. if (card->options.layer2)
  5590. cmd->hdr.prim_version_no = 2;
  5591. else
  5592. cmd->hdr.prim_version_no = 1;
  5593. cmd->hdr.param_count = 1;
  5594. cmd->hdr.prot_version = prot;
  5595. cmd->hdr.ipa_supported = 0;
  5596. cmd->hdr.ipa_enabled = 0;
  5597. }
  5598. static struct qeth_cmd_buffer *
  5599. qeth_get_ipacmd_buffer(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5600. enum qeth_prot_versions prot)
  5601. {
  5602. struct qeth_cmd_buffer *iob;
  5603. struct qeth_ipa_cmd *cmd;
  5604. iob = qeth_wait_for_buffer(&card->write);
  5605. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5606. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  5607. return iob;
  5608. }
  5609. static int
  5610. qeth_send_setdelmc(struct qeth_card *card, struct qeth_ipaddr *addr, int ipacmd)
  5611. {
  5612. int rc;
  5613. struct qeth_cmd_buffer *iob;
  5614. struct qeth_ipa_cmd *cmd;
  5615. QETH_DBF_TEXT(trace,4,"setdelmc");
  5616. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5617. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5618. memcpy(&cmd->data.setdelipm.mac,addr->mac, OSA_ADDR_LEN);
  5619. if (addr->proto == QETH_PROT_IPV6)
  5620. memcpy(cmd->data.setdelipm.ip6, &addr->u.a6.addr,
  5621. sizeof(struct in6_addr));
  5622. else
  5623. memcpy(&cmd->data.setdelipm.ip4, &addr->u.a4.addr,4);
  5624. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5625. return rc;
  5626. }
  5627. static void
  5628. qeth_fill_netmask(u8 *netmask, unsigned int len)
  5629. {
  5630. int i,j;
  5631. for (i=0;i<16;i++) {
  5632. j=(len)-(i*8);
  5633. if (j >= 8)
  5634. netmask[i] = 0xff;
  5635. else if (j > 0)
  5636. netmask[i] = (u8)(0xFF00>>j);
  5637. else
  5638. netmask[i] = 0;
  5639. }
  5640. }
  5641. static int
  5642. qeth_send_setdelip(struct qeth_card *card, struct qeth_ipaddr *addr,
  5643. int ipacmd, unsigned int flags)
  5644. {
  5645. int rc;
  5646. struct qeth_cmd_buffer *iob;
  5647. struct qeth_ipa_cmd *cmd;
  5648. __u8 netmask[16];
  5649. QETH_DBF_TEXT(trace,4,"setdelip");
  5650. QETH_DBF_TEXT_(trace,4,"flags%02X", flags);
  5651. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5652. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5653. if (addr->proto == QETH_PROT_IPV6) {
  5654. memcpy(cmd->data.setdelip6.ip_addr, &addr->u.a6.addr,
  5655. sizeof(struct in6_addr));
  5656. qeth_fill_netmask(netmask,addr->u.a6.pfxlen);
  5657. memcpy(cmd->data.setdelip6.mask, netmask,
  5658. sizeof(struct in6_addr));
  5659. cmd->data.setdelip6.flags = flags;
  5660. } else {
  5661. memcpy(cmd->data.setdelip4.ip_addr, &addr->u.a4.addr, 4);
  5662. memcpy(cmd->data.setdelip4.mask, &addr->u.a4.mask, 4);
  5663. cmd->data.setdelip4.flags = flags;
  5664. }
  5665. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5666. return rc;
  5667. }
  5668. static int
  5669. qeth_layer2_register_addr_entry(struct qeth_card *card,
  5670. struct qeth_ipaddr *addr)
  5671. {
  5672. if (!addr->is_multicast)
  5673. return 0;
  5674. QETH_DBF_TEXT(trace, 2, "setgmac");
  5675. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5676. return qeth_layer2_send_setgroupmac(card, &addr->mac[0]);
  5677. }
  5678. static int
  5679. qeth_layer2_deregister_addr_entry(struct qeth_card *card,
  5680. struct qeth_ipaddr *addr)
  5681. {
  5682. if (!addr->is_multicast)
  5683. return 0;
  5684. QETH_DBF_TEXT(trace, 2, "delgmac");
  5685. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5686. return qeth_layer2_send_delgroupmac(card, &addr->mac[0]);
  5687. }
  5688. static int
  5689. qeth_layer3_register_addr_entry(struct qeth_card *card,
  5690. struct qeth_ipaddr *addr)
  5691. {
  5692. char buf[50];
  5693. int rc;
  5694. int cnt = 3;
  5695. if (addr->proto == QETH_PROT_IPV4) {
  5696. QETH_DBF_TEXT(trace, 2,"setaddr4");
  5697. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5698. } else if (addr->proto == QETH_PROT_IPV6) {
  5699. QETH_DBF_TEXT(trace, 2, "setaddr6");
  5700. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5701. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5702. } else {
  5703. QETH_DBF_TEXT(trace, 2, "setaddr?");
  5704. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5705. }
  5706. do {
  5707. if (addr->is_multicast)
  5708. rc = qeth_send_setdelmc(card, addr, IPA_CMD_SETIPM);
  5709. else
  5710. rc = qeth_send_setdelip(card, addr, IPA_CMD_SETIP,
  5711. addr->set_flags);
  5712. if (rc)
  5713. QETH_DBF_TEXT(trace, 2, "failed");
  5714. } while ((--cnt > 0) && rc);
  5715. if (rc){
  5716. QETH_DBF_TEXT(trace, 2, "FAILED");
  5717. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5718. PRINT_WARN("Could not register IP address %s (rc=0x%x/%d)\n",
  5719. buf, rc, rc);
  5720. }
  5721. return rc;
  5722. }
  5723. static int
  5724. qeth_layer3_deregister_addr_entry(struct qeth_card *card,
  5725. struct qeth_ipaddr *addr)
  5726. {
  5727. //char buf[50];
  5728. int rc;
  5729. if (addr->proto == QETH_PROT_IPV4) {
  5730. QETH_DBF_TEXT(trace, 2,"deladdr4");
  5731. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5732. } else if (addr->proto == QETH_PROT_IPV6) {
  5733. QETH_DBF_TEXT(trace, 2, "deladdr6");
  5734. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5735. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5736. } else {
  5737. QETH_DBF_TEXT(trace, 2, "deladdr?");
  5738. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5739. }
  5740. if (addr->is_multicast)
  5741. rc = qeth_send_setdelmc(card, addr, IPA_CMD_DELIPM);
  5742. else
  5743. rc = qeth_send_setdelip(card, addr, IPA_CMD_DELIP,
  5744. addr->del_flags);
  5745. if (rc) {
  5746. QETH_DBF_TEXT(trace, 2, "failed");
  5747. /* TODO: re-activate this warning as soon as we have a
  5748. * clean mirco code
  5749. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5750. PRINT_WARN("Could not deregister IP address %s (rc=%x)\n",
  5751. buf, rc);
  5752. */
  5753. }
  5754. return rc;
  5755. }
  5756. static int
  5757. qeth_register_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5758. {
  5759. if (card->options.layer2)
  5760. return qeth_layer2_register_addr_entry(card, addr);
  5761. return qeth_layer3_register_addr_entry(card, addr);
  5762. }
  5763. static int
  5764. qeth_deregister_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5765. {
  5766. if (card->options.layer2)
  5767. return qeth_layer2_deregister_addr_entry(card, addr);
  5768. return qeth_layer3_deregister_addr_entry(card, addr);
  5769. }
  5770. static u32
  5771. qeth_ethtool_get_tx_csum(struct net_device *dev)
  5772. {
  5773. /* We may need to say that we support tx csum offload if
  5774. * we do EDDP or TSO. There are discussions going on to
  5775. * enforce rules in the stack and in ethtool that make
  5776. * SG and TSO depend on HW_CSUM. At the moment there are
  5777. * no such rules....
  5778. * If we say yes here, we have to checksum outbound packets
  5779. * any time. */
  5780. return 0;
  5781. }
  5782. static int
  5783. qeth_ethtool_set_tx_csum(struct net_device *dev, u32 data)
  5784. {
  5785. return -EINVAL;
  5786. }
  5787. static u32
  5788. qeth_ethtool_get_rx_csum(struct net_device *dev)
  5789. {
  5790. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5791. return (card->options.checksum_type == HW_CHECKSUMMING);
  5792. }
  5793. static int
  5794. qeth_ethtool_set_rx_csum(struct net_device *dev, u32 data)
  5795. {
  5796. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5797. if ((card->state != CARD_STATE_DOWN) &&
  5798. (card->state != CARD_STATE_RECOVER))
  5799. return -EPERM;
  5800. if (data)
  5801. card->options.checksum_type = HW_CHECKSUMMING;
  5802. else
  5803. card->options.checksum_type = SW_CHECKSUMMING;
  5804. return 0;
  5805. }
  5806. static u32
  5807. qeth_ethtool_get_sg(struct net_device *dev)
  5808. {
  5809. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5810. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5811. (dev->features & NETIF_F_SG));
  5812. }
  5813. static int
  5814. qeth_ethtool_set_sg(struct net_device *dev, u32 data)
  5815. {
  5816. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5817. if (data) {
  5818. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5819. dev->features |= NETIF_F_SG;
  5820. else {
  5821. dev->features &= ~NETIF_F_SG;
  5822. return -EINVAL;
  5823. }
  5824. } else
  5825. dev->features &= ~NETIF_F_SG;
  5826. return 0;
  5827. }
  5828. static u32
  5829. qeth_ethtool_get_tso(struct net_device *dev)
  5830. {
  5831. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5832. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5833. (dev->features & NETIF_F_TSO));
  5834. }
  5835. static int
  5836. qeth_ethtool_set_tso(struct net_device *dev, u32 data)
  5837. {
  5838. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5839. if (data) {
  5840. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5841. dev->features |= NETIF_F_TSO;
  5842. else {
  5843. dev->features &= ~NETIF_F_TSO;
  5844. return -EINVAL;
  5845. }
  5846. } else
  5847. dev->features &= ~NETIF_F_TSO;
  5848. return 0;
  5849. }
  5850. static struct ethtool_ops qeth_ethtool_ops = {
  5851. .get_tx_csum = qeth_ethtool_get_tx_csum,
  5852. .set_tx_csum = qeth_ethtool_set_tx_csum,
  5853. .get_rx_csum = qeth_ethtool_get_rx_csum,
  5854. .set_rx_csum = qeth_ethtool_set_rx_csum,
  5855. .get_sg = qeth_ethtool_get_sg,
  5856. .set_sg = qeth_ethtool_set_sg,
  5857. .get_tso = qeth_ethtool_get_tso,
  5858. .set_tso = qeth_ethtool_set_tso,
  5859. };
  5860. static int
  5861. qeth_hard_header_parse(struct sk_buff *skb, unsigned char *haddr)
  5862. {
  5863. struct qeth_card *card;
  5864. struct ethhdr *eth;
  5865. card = qeth_get_card_from_dev(skb->dev);
  5866. if (card->options.layer2)
  5867. goto haveheader;
  5868. #ifdef CONFIG_QETH_IPV6
  5869. /* cause of the manipulated arp constructor and the ARP
  5870. flag for OSAE devices we have some nasty exceptions */
  5871. if (card->info.type == QETH_CARD_TYPE_OSAE) {
  5872. if (!card->options.fake_ll) {
  5873. if ((skb->pkt_type==PACKET_OUTGOING) &&
  5874. (skb->protocol==ETH_P_IPV6))
  5875. goto haveheader;
  5876. else
  5877. return 0;
  5878. } else {
  5879. if ((skb->pkt_type==PACKET_OUTGOING) &&
  5880. (skb->protocol==ETH_P_IP))
  5881. return 0;
  5882. else
  5883. goto haveheader;
  5884. }
  5885. }
  5886. #endif
  5887. if (!card->options.fake_ll)
  5888. return 0;
  5889. haveheader:
  5890. eth = eth_hdr(skb);
  5891. memcpy(haddr, eth->h_source, ETH_ALEN);
  5892. return ETH_ALEN;
  5893. }
  5894. static int
  5895. qeth_netdev_init(struct net_device *dev)
  5896. {
  5897. struct qeth_card *card;
  5898. card = (struct qeth_card *) dev->priv;
  5899. QETH_DBF_TEXT(trace,3,"initdev");
  5900. dev->tx_timeout = &qeth_tx_timeout;
  5901. dev->watchdog_timeo = QETH_TX_TIMEOUT;
  5902. dev->open = qeth_open;
  5903. dev->stop = qeth_stop;
  5904. dev->hard_start_xmit = qeth_hard_start_xmit;
  5905. dev->do_ioctl = qeth_do_ioctl;
  5906. dev->get_stats = qeth_get_stats;
  5907. dev->change_mtu = qeth_change_mtu;
  5908. dev->neigh_setup = qeth_neigh_setup;
  5909. dev->set_multicast_list = qeth_set_multicast_list;
  5910. #ifdef CONFIG_QETH_VLAN
  5911. dev->vlan_rx_register = qeth_vlan_rx_register;
  5912. dev->vlan_rx_kill_vid = qeth_vlan_rx_kill_vid;
  5913. dev->vlan_rx_add_vid = qeth_vlan_rx_add_vid;
  5914. #endif
  5915. if (qeth_get_netdev_flags(card) & IFF_NOARP) {
  5916. dev->rebuild_header = NULL;
  5917. dev->hard_header = NULL;
  5918. dev->header_cache_update = NULL;
  5919. dev->hard_header_cache = NULL;
  5920. }
  5921. #ifdef CONFIG_QETH_IPV6
  5922. /*IPv6 address autoconfiguration stuff*/
  5923. if (!(card->info.unique_id & UNIQUE_ID_NOT_BY_CARD))
  5924. card->dev->dev_id = card->info.unique_id & 0xffff;
  5925. #endif
  5926. if (card->options.fake_ll &&
  5927. (qeth_get_netdev_flags(card) & IFF_NOARP))
  5928. dev->hard_header = qeth_fake_header;
  5929. if (dev->type == ARPHRD_IEEE802_TR)
  5930. dev->hard_header_parse = NULL;
  5931. else
  5932. dev->hard_header_parse = qeth_hard_header_parse;
  5933. dev->set_mac_address = qeth_layer2_set_mac_address;
  5934. dev->flags |= qeth_get_netdev_flags(card);
  5935. if ((card->options.fake_broadcast) ||
  5936. (card->info.broadcast_capable))
  5937. dev->flags |= IFF_BROADCAST;
  5938. dev->hard_header_len =
  5939. qeth_get_hlen(card->info.link_type) + card->options.add_hhlen;
  5940. dev->addr_len = OSA_ADDR_LEN;
  5941. dev->mtu = card->info.initial_mtu;
  5942. if (card->info.type != QETH_CARD_TYPE_OSN)
  5943. SET_ETHTOOL_OPS(dev, &qeth_ethtool_ops);
  5944. SET_MODULE_OWNER(dev);
  5945. return 0;
  5946. }
  5947. static void
  5948. qeth_init_func_level(struct qeth_card *card)
  5949. {
  5950. if (card->ipato.enabled) {
  5951. if (card->info.type == QETH_CARD_TYPE_IQD)
  5952. card->info.func_level =
  5953. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  5954. else
  5955. card->info.func_level =
  5956. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  5957. } else {
  5958. if (card->info.type == QETH_CARD_TYPE_IQD)
  5959. /*FIXME:why do we have same values for dis and ena for osae??? */
  5960. card->info.func_level =
  5961. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  5962. else
  5963. card->info.func_level =
  5964. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  5965. }
  5966. }
  5967. /**
  5968. * hardsetup card, initialize MPC and QDIO stuff
  5969. */
  5970. static int
  5971. qeth_hardsetup_card(struct qeth_card *card)
  5972. {
  5973. int retries = 3;
  5974. int rc;
  5975. QETH_DBF_TEXT(setup, 2, "hrdsetup");
  5976. atomic_set(&card->force_alloc_skb, 0);
  5977. retry:
  5978. if (retries < 3){
  5979. PRINT_WARN("Retrying to do IDX activates.\n");
  5980. ccw_device_set_offline(CARD_DDEV(card));
  5981. ccw_device_set_offline(CARD_WDEV(card));
  5982. ccw_device_set_offline(CARD_RDEV(card));
  5983. ccw_device_set_online(CARD_RDEV(card));
  5984. ccw_device_set_online(CARD_WDEV(card));
  5985. ccw_device_set_online(CARD_DDEV(card));
  5986. }
  5987. rc = qeth_qdio_clear_card(card,card->info.type!=QETH_CARD_TYPE_IQD);
  5988. if (rc == -ERESTARTSYS) {
  5989. QETH_DBF_TEXT(setup, 2, "break1");
  5990. return rc;
  5991. } else if (rc) {
  5992. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  5993. if (--retries < 0)
  5994. goto out;
  5995. else
  5996. goto retry;
  5997. }
  5998. if ((rc = qeth_get_unitaddr(card))){
  5999. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6000. return rc;
  6001. }
  6002. qeth_init_tokens(card);
  6003. qeth_init_func_level(card);
  6004. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  6005. if (rc == -ERESTARTSYS) {
  6006. QETH_DBF_TEXT(setup, 2, "break2");
  6007. return rc;
  6008. } else if (rc) {
  6009. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6010. if (--retries < 0)
  6011. goto out;
  6012. else
  6013. goto retry;
  6014. }
  6015. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  6016. if (rc == -ERESTARTSYS) {
  6017. QETH_DBF_TEXT(setup, 2, "break3");
  6018. return rc;
  6019. } else if (rc) {
  6020. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6021. if (--retries < 0)
  6022. goto out;
  6023. else
  6024. goto retry;
  6025. }
  6026. if ((rc = qeth_mpc_initialize(card))){
  6027. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6028. goto out;
  6029. }
  6030. /*network device will be recovered*/
  6031. if (card->dev) {
  6032. card->dev->hard_header = card->orig_hard_header;
  6033. if (card->options.fake_ll &&
  6034. (qeth_get_netdev_flags(card) & IFF_NOARP))
  6035. card->dev->hard_header = qeth_fake_header;
  6036. return 0;
  6037. }
  6038. /* at first set_online allocate netdev */
  6039. card->dev = qeth_get_netdevice(card->info.type,
  6040. card->info.link_type);
  6041. if (!card->dev){
  6042. qeth_qdio_clear_card(card, card->info.type !=
  6043. QETH_CARD_TYPE_IQD);
  6044. rc = -ENODEV;
  6045. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  6046. goto out;
  6047. }
  6048. card->dev->priv = card;
  6049. card->orig_hard_header = card->dev->hard_header;
  6050. card->dev->type = qeth_get_arphdr_type(card->info.type,
  6051. card->info.link_type);
  6052. card->dev->init = qeth_netdev_init;
  6053. return 0;
  6054. out:
  6055. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  6056. return rc;
  6057. }
  6058. static int
  6059. qeth_default_setassparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  6060. unsigned long data)
  6061. {
  6062. struct qeth_ipa_cmd *cmd;
  6063. QETH_DBF_TEXT(trace,4,"defadpcb");
  6064. cmd = (struct qeth_ipa_cmd *) data;
  6065. if (cmd->hdr.return_code == 0){
  6066. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  6067. if (cmd->hdr.prot_version == QETH_PROT_IPV4)
  6068. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6069. #ifdef CONFIG_QETH_IPV6
  6070. if (cmd->hdr.prot_version == QETH_PROT_IPV6)
  6071. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6072. #endif
  6073. }
  6074. if (cmd->data.setassparms.hdr.assist_no == IPA_INBOUND_CHECKSUM &&
  6075. cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
  6076. card->info.csum_mask = cmd->data.setassparms.data.flags_32bit;
  6077. QETH_DBF_TEXT_(trace, 3, "csum:%d", card->info.csum_mask);
  6078. }
  6079. return 0;
  6080. }
  6081. static int
  6082. qeth_default_setadapterparms_cb(struct qeth_card *card,
  6083. struct qeth_reply *reply,
  6084. unsigned long data)
  6085. {
  6086. struct qeth_ipa_cmd *cmd;
  6087. QETH_DBF_TEXT(trace,4,"defadpcb");
  6088. cmd = (struct qeth_ipa_cmd *) data;
  6089. if (cmd->hdr.return_code == 0)
  6090. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  6091. return 0;
  6092. }
  6093. static int
  6094. qeth_query_setadapterparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  6095. unsigned long data)
  6096. {
  6097. struct qeth_ipa_cmd *cmd;
  6098. QETH_DBF_TEXT(trace,3,"quyadpcb");
  6099. cmd = (struct qeth_ipa_cmd *) data;
  6100. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  6101. card->info.link_type =
  6102. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  6103. card->options.adp.supported_funcs =
  6104. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  6105. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  6106. }
  6107. static int
  6108. qeth_query_setadapterparms(struct qeth_card *card)
  6109. {
  6110. int rc;
  6111. struct qeth_cmd_buffer *iob;
  6112. QETH_DBF_TEXT(trace,3,"queryadp");
  6113. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  6114. sizeof(struct qeth_ipacmd_setadpparms));
  6115. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  6116. return rc;
  6117. }
  6118. static int
  6119. qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  6120. struct qeth_reply *reply,
  6121. unsigned long data)
  6122. {
  6123. struct qeth_ipa_cmd *cmd;
  6124. QETH_DBF_TEXT(trace,4,"chgmaccb");
  6125. cmd = (struct qeth_ipa_cmd *) data;
  6126. if (!card->options.layer2 ||
  6127. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  6128. memcpy(card->dev->dev_addr,
  6129. &cmd->data.setadapterparms.data.change_addr.addr,
  6130. OSA_ADDR_LEN);
  6131. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  6132. }
  6133. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  6134. return 0;
  6135. }
  6136. static int
  6137. qeth_setadpparms_change_macaddr(struct qeth_card *card)
  6138. {
  6139. int rc;
  6140. struct qeth_cmd_buffer *iob;
  6141. struct qeth_ipa_cmd *cmd;
  6142. QETH_DBF_TEXT(trace,4,"chgmac");
  6143. iob = qeth_get_adapter_cmd(card,IPA_SETADP_ALTER_MAC_ADDRESS,
  6144. sizeof(struct qeth_ipacmd_setadpparms));
  6145. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6146. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  6147. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  6148. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  6149. card->dev->dev_addr, OSA_ADDR_LEN);
  6150. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  6151. NULL);
  6152. return rc;
  6153. }
  6154. static int
  6155. qeth_send_setadp_mode(struct qeth_card *card, __u32 command, __u32 mode)
  6156. {
  6157. int rc;
  6158. struct qeth_cmd_buffer *iob;
  6159. struct qeth_ipa_cmd *cmd;
  6160. QETH_DBF_TEXT(trace,4,"adpmode");
  6161. iob = qeth_get_adapter_cmd(card, command,
  6162. sizeof(struct qeth_ipacmd_setadpparms));
  6163. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6164. cmd->data.setadapterparms.data.mode = mode;
  6165. rc = qeth_send_ipa_cmd(card, iob, qeth_default_setadapterparms_cb,
  6166. NULL);
  6167. return rc;
  6168. }
  6169. static int
  6170. qeth_setadapter_hstr(struct qeth_card *card)
  6171. {
  6172. int rc;
  6173. QETH_DBF_TEXT(trace,4,"adphstr");
  6174. if (qeth_adp_supported(card,IPA_SETADP_SET_BROADCAST_MODE)) {
  6175. rc = qeth_send_setadp_mode(card, IPA_SETADP_SET_BROADCAST_MODE,
  6176. card->options.broadcast_mode);
  6177. if (rc)
  6178. PRINT_WARN("couldn't set broadcast mode on "
  6179. "device %s: x%x\n",
  6180. CARD_BUS_ID(card), rc);
  6181. rc = qeth_send_setadp_mode(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  6182. card->options.macaddr_mode);
  6183. if (rc)
  6184. PRINT_WARN("couldn't set macaddr mode on "
  6185. "device %s: x%x\n", CARD_BUS_ID(card), rc);
  6186. return rc;
  6187. }
  6188. if (card->options.broadcast_mode == QETH_TR_BROADCAST_LOCAL)
  6189. PRINT_WARN("set adapter parameters not available "
  6190. "to set broadcast mode, using ALLRINGS "
  6191. "on device %s:\n", CARD_BUS_ID(card));
  6192. if (card->options.macaddr_mode == QETH_TR_MACADDR_CANONICAL)
  6193. PRINT_WARN("set adapter parameters not available "
  6194. "to set macaddr mode, using NONCANONICAL "
  6195. "on device %s:\n", CARD_BUS_ID(card));
  6196. return 0;
  6197. }
  6198. static int
  6199. qeth_setadapter_parms(struct qeth_card *card)
  6200. {
  6201. int rc;
  6202. QETH_DBF_TEXT(setup, 2, "setadprm");
  6203. if (!qeth_is_supported(card, IPA_SETADAPTERPARMS)){
  6204. PRINT_WARN("set adapter parameters not supported "
  6205. "on device %s.\n",
  6206. CARD_BUS_ID(card));
  6207. QETH_DBF_TEXT(setup, 2, " notsupp");
  6208. return 0;
  6209. }
  6210. rc = qeth_query_setadapterparms(card);
  6211. if (rc) {
  6212. PRINT_WARN("couldn't set adapter parameters on device %s: "
  6213. "x%x\n", CARD_BUS_ID(card), rc);
  6214. return rc;
  6215. }
  6216. if (qeth_adp_supported(card,IPA_SETADP_ALTER_MAC_ADDRESS)) {
  6217. rc = qeth_setadpparms_change_macaddr(card);
  6218. if (rc)
  6219. PRINT_WARN("couldn't get MAC address on "
  6220. "device %s: x%x\n",
  6221. CARD_BUS_ID(card), rc);
  6222. }
  6223. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  6224. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  6225. rc = qeth_setadapter_hstr(card);
  6226. return rc;
  6227. }
  6228. static int
  6229. qeth_layer2_initialize(struct qeth_card *card)
  6230. {
  6231. int rc = 0;
  6232. QETH_DBF_TEXT(setup, 2, "doL2init");
  6233. QETH_DBF_TEXT_(setup, 2, "doL2%s", CARD_BUS_ID(card));
  6234. rc = qeth_query_setadapterparms(card);
  6235. if (rc) {
  6236. PRINT_WARN("could not query adapter parameters on device %s: "
  6237. "x%x\n", CARD_BUS_ID(card), rc);
  6238. }
  6239. rc = qeth_setadpparms_change_macaddr(card);
  6240. if (rc) {
  6241. PRINT_WARN("couldn't get MAC address on "
  6242. "device %s: x%x\n",
  6243. CARD_BUS_ID(card), rc);
  6244. QETH_DBF_TEXT_(setup, 2,"1err%d",rc);
  6245. return rc;
  6246. }
  6247. QETH_DBF_HEX(setup,2, card->dev->dev_addr, OSA_ADDR_LEN);
  6248. rc = qeth_layer2_send_setmac(card, &card->dev->dev_addr[0]);
  6249. if (rc)
  6250. QETH_DBF_TEXT_(setup, 2,"2err%d",rc);
  6251. return 0;
  6252. }
  6253. static int
  6254. qeth_send_startstoplan(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  6255. enum qeth_prot_versions prot)
  6256. {
  6257. int rc;
  6258. struct qeth_cmd_buffer *iob;
  6259. iob = qeth_get_ipacmd_buffer(card,ipacmd,prot);
  6260. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6261. return rc;
  6262. }
  6263. static int
  6264. qeth_send_startlan(struct qeth_card *card, enum qeth_prot_versions prot)
  6265. {
  6266. int rc;
  6267. QETH_DBF_TEXT_(setup, 2, "strtlan%i", prot);
  6268. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, prot);
  6269. return rc;
  6270. }
  6271. static int
  6272. qeth_send_stoplan(struct qeth_card *card)
  6273. {
  6274. int rc = 0;
  6275. /*
  6276. * TODO: according to the IPA format document page 14,
  6277. * TCP/IP (we!) never issue a STOPLAN
  6278. * is this right ?!?
  6279. */
  6280. QETH_DBF_TEXT(trace, 2, "stoplan");
  6281. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, QETH_PROT_IPV4);
  6282. return rc;
  6283. }
  6284. static int
  6285. qeth_query_ipassists_cb(struct qeth_card *card, struct qeth_reply *reply,
  6286. unsigned long data)
  6287. {
  6288. struct qeth_ipa_cmd *cmd;
  6289. QETH_DBF_TEXT(setup, 2, "qipasscb");
  6290. cmd = (struct qeth_ipa_cmd *) data;
  6291. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  6292. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  6293. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6294. /* Disable IPV6 support hard coded for Hipersockets */
  6295. if(card->info.type == QETH_CARD_TYPE_IQD)
  6296. card->options.ipa4.supported_funcs &= ~IPA_IPV6;
  6297. } else {
  6298. #ifdef CONFIG_QETH_IPV6
  6299. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  6300. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6301. #endif
  6302. }
  6303. QETH_DBF_TEXT(setup, 2, "suppenbl");
  6304. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_supported);
  6305. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_enabled);
  6306. return 0;
  6307. }
  6308. static int
  6309. qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  6310. {
  6311. int rc;
  6312. struct qeth_cmd_buffer *iob;
  6313. QETH_DBF_TEXT_(setup, 2, "qipassi%i", prot);
  6314. if (card->options.layer2) {
  6315. QETH_DBF_TEXT(setup, 2, "noprmly2");
  6316. return -EPERM;
  6317. }
  6318. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_QIPASSIST,prot);
  6319. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  6320. return rc;
  6321. }
  6322. static struct qeth_cmd_buffer *
  6323. qeth_get_setassparms_cmd(struct qeth_card *card, enum qeth_ipa_funcs ipa_func,
  6324. __u16 cmd_code, __u16 len,
  6325. enum qeth_prot_versions prot)
  6326. {
  6327. struct qeth_cmd_buffer *iob;
  6328. struct qeth_ipa_cmd *cmd;
  6329. QETH_DBF_TEXT(trace,4,"getasscm");
  6330. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETASSPARMS,prot);
  6331. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6332. cmd->data.setassparms.hdr.assist_no = ipa_func;
  6333. cmd->data.setassparms.hdr.length = 8 + len;
  6334. cmd->data.setassparms.hdr.command_code = cmd_code;
  6335. cmd->data.setassparms.hdr.return_code = 0;
  6336. cmd->data.setassparms.hdr.seq_no = 0;
  6337. return iob;
  6338. }
  6339. static int
  6340. qeth_send_setassparms(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  6341. __u16 len, long data,
  6342. int (*reply_cb)
  6343. (struct qeth_card *,struct qeth_reply *,unsigned long),
  6344. void *reply_param)
  6345. {
  6346. int rc;
  6347. struct qeth_ipa_cmd *cmd;
  6348. QETH_DBF_TEXT(trace,4,"sendassp");
  6349. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6350. if (len <= sizeof(__u32))
  6351. cmd->data.setassparms.data.flags_32bit = (__u32) data;
  6352. else /* (len > sizeof(__u32)) */
  6353. memcpy(&cmd->data.setassparms.data, (void *) data, len);
  6354. rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
  6355. return rc;
  6356. }
  6357. #ifdef CONFIG_QETH_IPV6
  6358. static int
  6359. qeth_send_simple_setassparms_ipv6(struct qeth_card *card,
  6360. enum qeth_ipa_funcs ipa_func, __u16 cmd_code)
  6361. {
  6362. int rc;
  6363. struct qeth_cmd_buffer *iob;
  6364. QETH_DBF_TEXT(trace,4,"simassp6");
  6365. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6366. 0, QETH_PROT_IPV6);
  6367. rc = qeth_send_setassparms(card, iob, 0, 0,
  6368. qeth_default_setassparms_cb, NULL);
  6369. return rc;
  6370. }
  6371. #endif
  6372. static int
  6373. qeth_send_simple_setassparms(struct qeth_card *card,
  6374. enum qeth_ipa_funcs ipa_func,
  6375. __u16 cmd_code, long data)
  6376. {
  6377. int rc;
  6378. int length = 0;
  6379. struct qeth_cmd_buffer *iob;
  6380. QETH_DBF_TEXT(trace,4,"simassp4");
  6381. if (data)
  6382. length = sizeof(__u32);
  6383. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6384. length, QETH_PROT_IPV4);
  6385. rc = qeth_send_setassparms(card, iob, length, data,
  6386. qeth_default_setassparms_cb, NULL);
  6387. return rc;
  6388. }
  6389. static int
  6390. qeth_start_ipa_arp_processing(struct qeth_card *card)
  6391. {
  6392. int rc;
  6393. QETH_DBF_TEXT(trace,3,"ipaarp");
  6394. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  6395. PRINT_WARN("ARP processing not supported "
  6396. "on %s!\n", QETH_CARD_IFNAME(card));
  6397. return 0;
  6398. }
  6399. rc = qeth_send_simple_setassparms(card,IPA_ARP_PROCESSING,
  6400. IPA_CMD_ASS_START, 0);
  6401. if (rc) {
  6402. PRINT_WARN("Could not start ARP processing "
  6403. "assist on %s: 0x%x\n",
  6404. QETH_CARD_IFNAME(card), rc);
  6405. }
  6406. return rc;
  6407. }
  6408. static int
  6409. qeth_start_ipa_ip_fragmentation(struct qeth_card *card)
  6410. {
  6411. int rc;
  6412. QETH_DBF_TEXT(trace,3,"ipaipfrg");
  6413. if (!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) {
  6414. PRINT_INFO("Hardware IP fragmentation not supported on %s\n",
  6415. QETH_CARD_IFNAME(card));
  6416. return -EOPNOTSUPP;
  6417. }
  6418. rc = qeth_send_simple_setassparms(card, IPA_IP_FRAGMENTATION,
  6419. IPA_CMD_ASS_START, 0);
  6420. if (rc) {
  6421. PRINT_WARN("Could not start Hardware IP fragmentation "
  6422. "assist on %s: 0x%x\n",
  6423. QETH_CARD_IFNAME(card), rc);
  6424. } else
  6425. PRINT_INFO("Hardware IP fragmentation enabled \n");
  6426. return rc;
  6427. }
  6428. static int
  6429. qeth_start_ipa_source_mac(struct qeth_card *card)
  6430. {
  6431. int rc;
  6432. QETH_DBF_TEXT(trace,3,"stsrcmac");
  6433. if (!card->options.fake_ll)
  6434. return -EOPNOTSUPP;
  6435. if (!qeth_is_supported(card, IPA_SOURCE_MAC)) {
  6436. PRINT_INFO("Inbound source address not "
  6437. "supported on %s\n", QETH_CARD_IFNAME(card));
  6438. return -EOPNOTSUPP;
  6439. }
  6440. rc = qeth_send_simple_setassparms(card, IPA_SOURCE_MAC,
  6441. IPA_CMD_ASS_START, 0);
  6442. if (rc)
  6443. PRINT_WARN("Could not start inbound source "
  6444. "assist on %s: 0x%x\n",
  6445. QETH_CARD_IFNAME(card), rc);
  6446. return rc;
  6447. }
  6448. static int
  6449. qeth_start_ipa_vlan(struct qeth_card *card)
  6450. {
  6451. int rc = 0;
  6452. QETH_DBF_TEXT(trace,3,"strtvlan");
  6453. #ifdef CONFIG_QETH_VLAN
  6454. if (!qeth_is_supported(card, IPA_FULL_VLAN)) {
  6455. PRINT_WARN("VLAN not supported on %s\n", QETH_CARD_IFNAME(card));
  6456. return -EOPNOTSUPP;
  6457. }
  6458. rc = qeth_send_simple_setassparms(card, IPA_VLAN_PRIO,
  6459. IPA_CMD_ASS_START,0);
  6460. if (rc) {
  6461. PRINT_WARN("Could not start vlan "
  6462. "assist on %s: 0x%x\n",
  6463. QETH_CARD_IFNAME(card), rc);
  6464. } else {
  6465. PRINT_INFO("VLAN enabled \n");
  6466. card->dev->features |=
  6467. NETIF_F_HW_VLAN_FILTER |
  6468. NETIF_F_HW_VLAN_TX |
  6469. NETIF_F_HW_VLAN_RX;
  6470. }
  6471. #endif /* QETH_VLAN */
  6472. return rc;
  6473. }
  6474. static int
  6475. qeth_start_ipa_multicast(struct qeth_card *card)
  6476. {
  6477. int rc;
  6478. QETH_DBF_TEXT(trace,3,"stmcast");
  6479. if (!qeth_is_supported(card, IPA_MULTICASTING)) {
  6480. PRINT_WARN("Multicast not supported on %s\n",
  6481. QETH_CARD_IFNAME(card));
  6482. return -EOPNOTSUPP;
  6483. }
  6484. rc = qeth_send_simple_setassparms(card, IPA_MULTICASTING,
  6485. IPA_CMD_ASS_START,0);
  6486. if (rc) {
  6487. PRINT_WARN("Could not start multicast "
  6488. "assist on %s: rc=%i\n",
  6489. QETH_CARD_IFNAME(card), rc);
  6490. } else {
  6491. PRINT_INFO("Multicast enabled\n");
  6492. card->dev->flags |= IFF_MULTICAST;
  6493. }
  6494. return rc;
  6495. }
  6496. #ifdef CONFIG_QETH_IPV6
  6497. static int
  6498. qeth_softsetup_ipv6(struct qeth_card *card)
  6499. {
  6500. int rc;
  6501. QETH_DBF_TEXT(trace,3,"softipv6");
  6502. rc = qeth_send_startlan(card, QETH_PROT_IPV6);
  6503. if (rc) {
  6504. PRINT_ERR("IPv6 startlan failed on %s\n",
  6505. QETH_CARD_IFNAME(card));
  6506. return rc;
  6507. }
  6508. rc = qeth_query_ipassists(card,QETH_PROT_IPV6);
  6509. if (rc) {
  6510. PRINT_ERR("IPv6 query ipassist failed on %s\n",
  6511. QETH_CARD_IFNAME(card));
  6512. return rc;
  6513. }
  6514. rc = qeth_send_simple_setassparms(card, IPA_IPV6,
  6515. IPA_CMD_ASS_START, 3);
  6516. if (rc) {
  6517. PRINT_WARN("IPv6 start assist (version 4) failed "
  6518. "on %s: 0x%x\n",
  6519. QETH_CARD_IFNAME(card), rc);
  6520. return rc;
  6521. }
  6522. rc = qeth_send_simple_setassparms_ipv6(card, IPA_IPV6,
  6523. IPA_CMD_ASS_START);
  6524. if (rc) {
  6525. PRINT_WARN("IPV6 start assist (version 6) failed "
  6526. "on %s: 0x%x\n",
  6527. QETH_CARD_IFNAME(card), rc);
  6528. return rc;
  6529. }
  6530. rc = qeth_send_simple_setassparms_ipv6(card, IPA_PASSTHRU,
  6531. IPA_CMD_ASS_START);
  6532. if (rc) {
  6533. PRINT_WARN("Could not enable passthrough "
  6534. "on %s: 0x%x\n",
  6535. QETH_CARD_IFNAME(card), rc);
  6536. return rc;
  6537. }
  6538. PRINT_INFO("IPV6 enabled \n");
  6539. return 0;
  6540. }
  6541. #endif
  6542. static int
  6543. qeth_start_ipa_ipv6(struct qeth_card *card)
  6544. {
  6545. int rc = 0;
  6546. #ifdef CONFIG_QETH_IPV6
  6547. QETH_DBF_TEXT(trace,3,"strtipv6");
  6548. if (!qeth_is_supported(card, IPA_IPV6)) {
  6549. PRINT_WARN("IPv6 not supported on %s\n",
  6550. QETH_CARD_IFNAME(card));
  6551. return 0;
  6552. }
  6553. rc = qeth_softsetup_ipv6(card);
  6554. #endif
  6555. return rc ;
  6556. }
  6557. static int
  6558. qeth_start_ipa_broadcast(struct qeth_card *card)
  6559. {
  6560. int rc;
  6561. QETH_DBF_TEXT(trace,3,"stbrdcst");
  6562. card->info.broadcast_capable = 0;
  6563. if (!qeth_is_supported(card, IPA_FILTERING)) {
  6564. PRINT_WARN("Broadcast not supported on %s\n",
  6565. QETH_CARD_IFNAME(card));
  6566. rc = -EOPNOTSUPP;
  6567. goto out;
  6568. }
  6569. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6570. IPA_CMD_ASS_START, 0);
  6571. if (rc) {
  6572. PRINT_WARN("Could not enable broadcasting filtering "
  6573. "on %s: 0x%x\n",
  6574. QETH_CARD_IFNAME(card), rc);
  6575. goto out;
  6576. }
  6577. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6578. IPA_CMD_ASS_CONFIGURE, 1);
  6579. if (rc) {
  6580. PRINT_WARN("Could not set up broadcast filtering on %s: 0x%x\n",
  6581. QETH_CARD_IFNAME(card), rc);
  6582. goto out;
  6583. }
  6584. card->info.broadcast_capable = QETH_BROADCAST_WITH_ECHO;
  6585. PRINT_INFO("Broadcast enabled \n");
  6586. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6587. IPA_CMD_ASS_ENABLE, 1);
  6588. if (rc) {
  6589. PRINT_WARN("Could not set up broadcast echo filtering on "
  6590. "%s: 0x%x\n", QETH_CARD_IFNAME(card), rc);
  6591. goto out;
  6592. }
  6593. card->info.broadcast_capable = QETH_BROADCAST_WITHOUT_ECHO;
  6594. out:
  6595. if (card->info.broadcast_capable)
  6596. card->dev->flags |= IFF_BROADCAST;
  6597. else
  6598. card->dev->flags &= ~IFF_BROADCAST;
  6599. return rc;
  6600. }
  6601. static int
  6602. qeth_send_checksum_command(struct qeth_card *card)
  6603. {
  6604. int rc;
  6605. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6606. IPA_CMD_ASS_START, 0);
  6607. if (rc) {
  6608. PRINT_WARN("Starting Inbound HW Checksumming failed on %s: "
  6609. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6610. QETH_CARD_IFNAME(card), rc);
  6611. return rc;
  6612. }
  6613. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6614. IPA_CMD_ASS_ENABLE,
  6615. card->info.csum_mask);
  6616. if (rc) {
  6617. PRINT_WARN("Enabling Inbound HW Checksumming failed on %s: "
  6618. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6619. QETH_CARD_IFNAME(card), rc);
  6620. return rc;
  6621. }
  6622. return 0;
  6623. }
  6624. static int
  6625. qeth_start_ipa_checksum(struct qeth_card *card)
  6626. {
  6627. int rc = 0;
  6628. QETH_DBF_TEXT(trace,3,"strtcsum");
  6629. if (card->options.checksum_type == NO_CHECKSUMMING) {
  6630. PRINT_WARN("Using no checksumming on %s.\n",
  6631. QETH_CARD_IFNAME(card));
  6632. return 0;
  6633. }
  6634. if (card->options.checksum_type == SW_CHECKSUMMING) {
  6635. PRINT_WARN("Using SW checksumming on %s.\n",
  6636. QETH_CARD_IFNAME(card));
  6637. return 0;
  6638. }
  6639. if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM)) {
  6640. PRINT_WARN("Inbound HW Checksumming not "
  6641. "supported on %s,\ncontinuing "
  6642. "using Inbound SW Checksumming\n",
  6643. QETH_CARD_IFNAME(card));
  6644. card->options.checksum_type = SW_CHECKSUMMING;
  6645. return 0;
  6646. }
  6647. rc = qeth_send_checksum_command(card);
  6648. if (!rc) {
  6649. PRINT_INFO("HW Checksumming (inbound) enabled \n");
  6650. }
  6651. return rc;
  6652. }
  6653. static int
  6654. qeth_start_ipa_tso(struct qeth_card *card)
  6655. {
  6656. int rc;
  6657. QETH_DBF_TEXT(trace,3,"sttso");
  6658. if (!qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  6659. PRINT_WARN("Outbound TSO not supported on %s\n",
  6660. QETH_CARD_IFNAME(card));
  6661. rc = -EOPNOTSUPP;
  6662. } else {
  6663. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  6664. IPA_CMD_ASS_START,0);
  6665. if (rc)
  6666. PRINT_WARN("Could not start outbound TSO "
  6667. "assist on %s: rc=%i\n",
  6668. QETH_CARD_IFNAME(card), rc);
  6669. else
  6670. PRINT_INFO("Outbound TSO enabled\n");
  6671. }
  6672. if (rc && (card->options.large_send == QETH_LARGE_SEND_TSO)){
  6673. card->options.large_send = QETH_LARGE_SEND_NO;
  6674. card->dev->features &= ~ (NETIF_F_TSO | NETIF_F_SG);
  6675. }
  6676. return rc;
  6677. }
  6678. static int
  6679. qeth_start_ipassists(struct qeth_card *card)
  6680. {
  6681. QETH_DBF_TEXT(trace,3,"strtipas");
  6682. qeth_start_ipa_arp_processing(card); /* go on*/
  6683. qeth_start_ipa_ip_fragmentation(card); /* go on*/
  6684. qeth_start_ipa_source_mac(card); /* go on*/
  6685. qeth_start_ipa_vlan(card); /* go on*/
  6686. qeth_start_ipa_multicast(card); /* go on*/
  6687. qeth_start_ipa_ipv6(card); /* go on*/
  6688. qeth_start_ipa_broadcast(card); /* go on*/
  6689. qeth_start_ipa_checksum(card); /* go on*/
  6690. qeth_start_ipa_tso(card); /* go on*/
  6691. return 0;
  6692. }
  6693. static int
  6694. qeth_send_setrouting(struct qeth_card *card, enum qeth_routing_types type,
  6695. enum qeth_prot_versions prot)
  6696. {
  6697. int rc;
  6698. struct qeth_ipa_cmd *cmd;
  6699. struct qeth_cmd_buffer *iob;
  6700. QETH_DBF_TEXT(trace,4,"setroutg");
  6701. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETRTG, prot);
  6702. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6703. cmd->data.setrtg.type = (type);
  6704. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6705. return rc;
  6706. }
  6707. static void
  6708. qeth_correct_routing_type(struct qeth_card *card, enum qeth_routing_types *type,
  6709. enum qeth_prot_versions prot)
  6710. {
  6711. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6712. switch (*type) {
  6713. case NO_ROUTER:
  6714. case PRIMARY_CONNECTOR:
  6715. case SECONDARY_CONNECTOR:
  6716. case MULTICAST_ROUTER:
  6717. return;
  6718. default:
  6719. goto out_inval;
  6720. }
  6721. } else {
  6722. switch (*type) {
  6723. case NO_ROUTER:
  6724. case PRIMARY_ROUTER:
  6725. case SECONDARY_ROUTER:
  6726. return;
  6727. case MULTICAST_ROUTER:
  6728. if (qeth_is_ipafunc_supported(card, prot,
  6729. IPA_OSA_MC_ROUTER))
  6730. return;
  6731. default:
  6732. goto out_inval;
  6733. }
  6734. }
  6735. out_inval:
  6736. PRINT_WARN("Routing type '%s' not supported for interface %s.\n"
  6737. "Router status set to 'no router'.\n",
  6738. ((*type == PRIMARY_ROUTER)? "primary router" :
  6739. (*type == SECONDARY_ROUTER)? "secondary router" :
  6740. (*type == PRIMARY_CONNECTOR)? "primary connector" :
  6741. (*type == SECONDARY_CONNECTOR)? "secondary connector" :
  6742. (*type == MULTICAST_ROUTER)? "multicast router" :
  6743. "unknown"),
  6744. card->dev->name);
  6745. *type = NO_ROUTER;
  6746. }
  6747. int
  6748. qeth_setrouting_v4(struct qeth_card *card)
  6749. {
  6750. int rc;
  6751. QETH_DBF_TEXT(trace,3,"setrtg4");
  6752. qeth_correct_routing_type(card, &card->options.route4.type,
  6753. QETH_PROT_IPV4);
  6754. rc = qeth_send_setrouting(card, card->options.route4.type,
  6755. QETH_PROT_IPV4);
  6756. if (rc) {
  6757. card->options.route4.type = NO_ROUTER;
  6758. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6759. "Type set to 'no router'.\n",
  6760. rc, QETH_CARD_IFNAME(card));
  6761. }
  6762. return rc;
  6763. }
  6764. int
  6765. qeth_setrouting_v6(struct qeth_card *card)
  6766. {
  6767. int rc = 0;
  6768. QETH_DBF_TEXT(trace,3,"setrtg6");
  6769. #ifdef CONFIG_QETH_IPV6
  6770. if (!qeth_is_supported(card, IPA_IPV6))
  6771. return 0;
  6772. qeth_correct_routing_type(card, &card->options.route6.type,
  6773. QETH_PROT_IPV6);
  6774. rc = qeth_send_setrouting(card, card->options.route6.type,
  6775. QETH_PROT_IPV6);
  6776. if (rc) {
  6777. card->options.route6.type = NO_ROUTER;
  6778. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6779. "Type set to 'no router'.\n",
  6780. rc, QETH_CARD_IFNAME(card));
  6781. }
  6782. #endif
  6783. return rc;
  6784. }
  6785. int
  6786. qeth_set_large_send(struct qeth_card *card, enum qeth_large_send_types type)
  6787. {
  6788. int rc = 0;
  6789. if (card->dev == NULL) {
  6790. card->options.large_send = type;
  6791. return 0;
  6792. }
  6793. if (card->state == CARD_STATE_UP)
  6794. netif_tx_disable(card->dev);
  6795. card->options.large_send = type;
  6796. switch (card->options.large_send) {
  6797. case QETH_LARGE_SEND_EDDP:
  6798. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6799. break;
  6800. case QETH_LARGE_SEND_TSO:
  6801. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)){
  6802. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6803. } else {
  6804. PRINT_WARN("TSO not supported on %s. "
  6805. "large_send set to 'no'.\n",
  6806. card->dev->name);
  6807. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6808. card->options.large_send = QETH_LARGE_SEND_NO;
  6809. rc = -EOPNOTSUPP;
  6810. }
  6811. break;
  6812. default: /* includes QETH_LARGE_SEND_NO */
  6813. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6814. break;
  6815. }
  6816. if (card->state == CARD_STATE_UP)
  6817. netif_wake_queue(card->dev);
  6818. return rc;
  6819. }
  6820. /*
  6821. * softsetup card: init IPA stuff
  6822. */
  6823. static int
  6824. qeth_softsetup_card(struct qeth_card *card)
  6825. {
  6826. int rc;
  6827. QETH_DBF_TEXT(setup, 2, "softsetp");
  6828. if ((rc = qeth_send_startlan(card, QETH_PROT_IPV4))){
  6829. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6830. if (rc == 0xe080){
  6831. PRINT_WARN("LAN on card %s if offline! "
  6832. "Waiting for STARTLAN from card.\n",
  6833. CARD_BUS_ID(card));
  6834. card->lan_online = 0;
  6835. }
  6836. return rc;
  6837. } else
  6838. card->lan_online = 1;
  6839. if (card->info.type==QETH_CARD_TYPE_OSN)
  6840. goto out;
  6841. qeth_set_large_send(card, card->options.large_send);
  6842. if (card->options.layer2) {
  6843. card->dev->features |=
  6844. NETIF_F_HW_VLAN_FILTER |
  6845. NETIF_F_HW_VLAN_TX |
  6846. NETIF_F_HW_VLAN_RX;
  6847. card->dev->flags|=IFF_MULTICAST|IFF_BROADCAST;
  6848. card->info.broadcast_capable=1;
  6849. if ((rc = qeth_layer2_initialize(card))) {
  6850. QETH_DBF_TEXT_(setup, 2, "L2err%d", rc);
  6851. return rc;
  6852. }
  6853. #ifdef CONFIG_QETH_VLAN
  6854. qeth_layer2_process_vlans(card, 0);
  6855. #endif
  6856. goto out;
  6857. }
  6858. if ((rc = qeth_setadapter_parms(card)))
  6859. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6860. if ((rc = qeth_start_ipassists(card)))
  6861. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6862. if ((rc = qeth_setrouting_v4(card)))
  6863. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6864. if ((rc = qeth_setrouting_v6(card)))
  6865. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6866. out:
  6867. netif_tx_disable(card->dev);
  6868. return 0;
  6869. }
  6870. #ifdef CONFIG_QETH_IPV6
  6871. static int
  6872. qeth_get_unique_id_cb(struct qeth_card *card, struct qeth_reply *reply,
  6873. unsigned long data)
  6874. {
  6875. struct qeth_ipa_cmd *cmd;
  6876. cmd = (struct qeth_ipa_cmd *) data;
  6877. if (cmd->hdr.return_code == 0)
  6878. card->info.unique_id = *((__u16 *)
  6879. &cmd->data.create_destroy_addr.unique_id[6]);
  6880. else {
  6881. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6882. UNIQUE_ID_NOT_BY_CARD;
  6883. PRINT_WARN("couldn't get a unique id from the card on device "
  6884. "%s (result=x%x), using default id. ipv6 "
  6885. "autoconfig on other lpars may lead to duplicate "
  6886. "ip addresses. please use manually "
  6887. "configured ones.\n",
  6888. CARD_BUS_ID(card), cmd->hdr.return_code);
  6889. }
  6890. return 0;
  6891. }
  6892. #endif
  6893. static int
  6894. qeth_put_unique_id(struct qeth_card *card)
  6895. {
  6896. int rc = 0;
  6897. #ifdef CONFIG_QETH_IPV6
  6898. struct qeth_cmd_buffer *iob;
  6899. struct qeth_ipa_cmd *cmd;
  6900. QETH_DBF_TEXT(trace,2,"puniqeid");
  6901. if ((card->info.unique_id & UNIQUE_ID_NOT_BY_CARD) ==
  6902. UNIQUE_ID_NOT_BY_CARD)
  6903. return -1;
  6904. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_DESTROY_ADDR,
  6905. QETH_PROT_IPV6);
  6906. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6907. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6908. card->info.unique_id;
  6909. memcpy(&cmd->data.create_destroy_addr.unique_id[0],
  6910. card->dev->dev_addr, OSA_ADDR_LEN);
  6911. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6912. #else
  6913. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6914. UNIQUE_ID_NOT_BY_CARD;
  6915. #endif
  6916. return rc;
  6917. }
  6918. /**
  6919. * Clear IP List
  6920. */
  6921. static void
  6922. qeth_clear_ip_list(struct qeth_card *card, int clean, int recover)
  6923. {
  6924. struct qeth_ipaddr *addr, *tmp;
  6925. unsigned long flags;
  6926. QETH_DBF_TEXT(trace,4,"clearip");
  6927. spin_lock_irqsave(&card->ip_lock, flags);
  6928. /* clear todo list */
  6929. list_for_each_entry_safe(addr, tmp, card->ip_tbd_list, entry){
  6930. list_del(&addr->entry);
  6931. kfree(addr);
  6932. }
  6933. while (!list_empty(&card->ip_list)) {
  6934. addr = list_entry(card->ip_list.next,
  6935. struct qeth_ipaddr, entry);
  6936. list_del_init(&addr->entry);
  6937. if (clean) {
  6938. spin_unlock_irqrestore(&card->ip_lock, flags);
  6939. qeth_deregister_addr_entry(card, addr);
  6940. spin_lock_irqsave(&card->ip_lock, flags);
  6941. }
  6942. if (!recover || addr->is_multicast) {
  6943. kfree(addr);
  6944. continue;
  6945. }
  6946. list_add_tail(&addr->entry, card->ip_tbd_list);
  6947. }
  6948. spin_unlock_irqrestore(&card->ip_lock, flags);
  6949. }
  6950. static void
  6951. qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  6952. int clear_start_mask)
  6953. {
  6954. unsigned long flags;
  6955. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6956. card->thread_allowed_mask = threads;
  6957. if (clear_start_mask)
  6958. card->thread_start_mask &= threads;
  6959. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6960. wake_up(&card->wait_q);
  6961. }
  6962. static int
  6963. qeth_threads_running(struct qeth_card *card, unsigned long threads)
  6964. {
  6965. unsigned long flags;
  6966. int rc = 0;
  6967. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6968. rc = (card->thread_running_mask & threads);
  6969. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6970. return rc;
  6971. }
  6972. static int
  6973. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  6974. {
  6975. return wait_event_interruptible(card->wait_q,
  6976. qeth_threads_running(card, threads) == 0);
  6977. }
  6978. static int
  6979. qeth_stop_card(struct qeth_card *card, int recovery_mode)
  6980. {
  6981. int rc = 0;
  6982. QETH_DBF_TEXT(setup ,2,"stopcard");
  6983. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  6984. qeth_set_allowed_threads(card, 0, 1);
  6985. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD))
  6986. return -ERESTARTSYS;
  6987. if (card->read.state == CH_STATE_UP &&
  6988. card->write.state == CH_STATE_UP &&
  6989. (card->state == CARD_STATE_UP)) {
  6990. if (recovery_mode &&
  6991. card->info.type != QETH_CARD_TYPE_OSN) {
  6992. qeth_stop(card->dev);
  6993. } else {
  6994. rtnl_lock();
  6995. dev_close(card->dev);
  6996. rtnl_unlock();
  6997. }
  6998. if (!card->use_hard_stop) {
  6999. __u8 *mac = &card->dev->dev_addr[0];
  7000. rc = qeth_layer2_send_delmac(card, mac);
  7001. QETH_DBF_TEXT_(setup, 2, "Lerr%d", rc);
  7002. if ((rc = qeth_send_stoplan(card)))
  7003. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  7004. }
  7005. card->state = CARD_STATE_SOFTSETUP;
  7006. }
  7007. if (card->state == CARD_STATE_SOFTSETUP) {
  7008. #ifdef CONFIG_QETH_VLAN
  7009. if (card->options.layer2)
  7010. qeth_layer2_process_vlans(card, 1);
  7011. #endif
  7012. qeth_clear_ip_list(card, !card->use_hard_stop, 1);
  7013. qeth_clear_ipacmd_list(card);
  7014. card->state = CARD_STATE_HARDSETUP;
  7015. }
  7016. if (card->state == CARD_STATE_HARDSETUP) {
  7017. if ((!card->use_hard_stop) &&
  7018. (!card->options.layer2))
  7019. if ((rc = qeth_put_unique_id(card)))
  7020. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  7021. qeth_qdio_clear_card(card, 0);
  7022. qeth_clear_qdio_buffers(card);
  7023. qeth_clear_working_pool_list(card);
  7024. card->state = CARD_STATE_DOWN;
  7025. }
  7026. if (card->state == CARD_STATE_DOWN) {
  7027. qeth_clear_cmd_buffers(&card->read);
  7028. qeth_clear_cmd_buffers(&card->write);
  7029. }
  7030. card->use_hard_stop = 0;
  7031. return rc;
  7032. }
  7033. static int
  7034. qeth_get_unique_id(struct qeth_card *card)
  7035. {
  7036. int rc = 0;
  7037. #ifdef CONFIG_QETH_IPV6
  7038. struct qeth_cmd_buffer *iob;
  7039. struct qeth_ipa_cmd *cmd;
  7040. QETH_DBF_TEXT(setup, 2, "guniqeid");
  7041. if (!qeth_is_supported(card,IPA_IPV6)) {
  7042. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  7043. UNIQUE_ID_NOT_BY_CARD;
  7044. return 0;
  7045. }
  7046. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_CREATE_ADDR,
  7047. QETH_PROT_IPV6);
  7048. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  7049. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  7050. card->info.unique_id;
  7051. rc = qeth_send_ipa_cmd(card, iob, qeth_get_unique_id_cb, NULL);
  7052. #else
  7053. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  7054. UNIQUE_ID_NOT_BY_CARD;
  7055. #endif
  7056. return rc;
  7057. }
  7058. static void
  7059. qeth_print_status_with_portname(struct qeth_card *card)
  7060. {
  7061. char dbf_text[15];
  7062. int i;
  7063. sprintf(dbf_text, "%s", card->info.portname + 1);
  7064. for (i = 0; i < 8; i++)
  7065. dbf_text[i] =
  7066. (char) _ebcasc[(__u8) dbf_text[i]];
  7067. dbf_text[8] = 0;
  7068. printk("qeth: Device %s/%s/%s is a%s card%s%s%s\n"
  7069. "with link type %s (portname: %s)\n",
  7070. CARD_RDEV_ID(card),
  7071. CARD_WDEV_ID(card),
  7072. CARD_DDEV_ID(card),
  7073. qeth_get_cardname(card),
  7074. (card->info.mcl_level[0]) ? " (level: " : "",
  7075. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  7076. (card->info.mcl_level[0]) ? ")" : "",
  7077. qeth_get_cardname_short(card),
  7078. dbf_text);
  7079. }
  7080. static void
  7081. qeth_print_status_no_portname(struct qeth_card *card)
  7082. {
  7083. if (card->info.portname[0])
  7084. printk("qeth: Device %s/%s/%s is a%s "
  7085. "card%s%s%s\nwith link type %s "
  7086. "(no portname needed by interface).\n",
  7087. CARD_RDEV_ID(card),
  7088. CARD_WDEV_ID(card),
  7089. CARD_DDEV_ID(card),
  7090. qeth_get_cardname(card),
  7091. (card->info.mcl_level[0]) ? " (level: " : "",
  7092. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  7093. (card->info.mcl_level[0]) ? ")" : "",
  7094. qeth_get_cardname_short(card));
  7095. else
  7096. printk("qeth: Device %s/%s/%s is a%s "
  7097. "card%s%s%s\nwith link type %s.\n",
  7098. CARD_RDEV_ID(card),
  7099. CARD_WDEV_ID(card),
  7100. CARD_DDEV_ID(card),
  7101. qeth_get_cardname(card),
  7102. (card->info.mcl_level[0]) ? " (level: " : "",
  7103. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  7104. (card->info.mcl_level[0]) ? ")" : "",
  7105. qeth_get_cardname_short(card));
  7106. }
  7107. static void
  7108. qeth_print_status_message(struct qeth_card *card)
  7109. {
  7110. switch (card->info.type) {
  7111. case QETH_CARD_TYPE_OSAE:
  7112. /* VM will use a non-zero first character
  7113. * to indicate a HiperSockets like reporting
  7114. * of the level OSA sets the first character to zero
  7115. * */
  7116. if (!card->info.mcl_level[0]) {
  7117. sprintf(card->info.mcl_level,"%02x%02x",
  7118. card->info.mcl_level[2],
  7119. card->info.mcl_level[3]);
  7120. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  7121. break;
  7122. }
  7123. /* fallthrough */
  7124. case QETH_CARD_TYPE_IQD:
  7125. if (card->info.guestlan) {
  7126. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  7127. card->info.mcl_level[0]];
  7128. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  7129. card->info.mcl_level[1]];
  7130. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  7131. card->info.mcl_level[2]];
  7132. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  7133. card->info.mcl_level[3]];
  7134. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  7135. }
  7136. break;
  7137. default:
  7138. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  7139. }
  7140. if (card->info.portname_required)
  7141. qeth_print_status_with_portname(card);
  7142. else
  7143. qeth_print_status_no_portname(card);
  7144. }
  7145. static int
  7146. qeth_register_netdev(struct qeth_card *card)
  7147. {
  7148. QETH_DBF_TEXT(setup, 3, "regnetd");
  7149. if (card->dev->reg_state != NETREG_UNINITIALIZED)
  7150. return 0;
  7151. /* sysfs magic */
  7152. SET_NETDEV_DEV(card->dev, &card->gdev->dev);
  7153. return register_netdev(card->dev);
  7154. }
  7155. static void
  7156. qeth_start_again(struct qeth_card *card, int recovery_mode)
  7157. {
  7158. QETH_DBF_TEXT(setup ,2, "startag");
  7159. if (recovery_mode &&
  7160. card->info.type != QETH_CARD_TYPE_OSN) {
  7161. qeth_open(card->dev);
  7162. } else {
  7163. rtnl_lock();
  7164. dev_open(card->dev);
  7165. rtnl_unlock();
  7166. }
  7167. /* this also sets saved unicast addresses */
  7168. qeth_set_multicast_list(card->dev);
  7169. }
  7170. /* Layer 2 specific stuff */
  7171. #define IGNORE_PARAM_EQ(option,value,reset_value,msg) \
  7172. if (card->options.option == value) { \
  7173. PRINT_ERR("%s not supported with layer 2 " \
  7174. "functionality, ignoring option on read" \
  7175. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  7176. card->options.option = reset_value; \
  7177. }
  7178. #define IGNORE_PARAM_NEQ(option,value,reset_value,msg) \
  7179. if (card->options.option != value) { \
  7180. PRINT_ERR("%s not supported with layer 2 " \
  7181. "functionality, ignoring option on read" \
  7182. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  7183. card->options.option = reset_value; \
  7184. }
  7185. static void qeth_make_parameters_consistent(struct qeth_card *card)
  7186. {
  7187. if (card->options.layer2 == 0)
  7188. return;
  7189. if (card->info.type == QETH_CARD_TYPE_OSN)
  7190. return;
  7191. if (card->info.type == QETH_CARD_TYPE_IQD) {
  7192. PRINT_ERR("Device %s does not support layer 2 functionality." \
  7193. " Ignoring layer2 option.\n",CARD_BUS_ID(card));
  7194. card->options.layer2 = 0;
  7195. return;
  7196. }
  7197. IGNORE_PARAM_NEQ(route4.type, NO_ROUTER, NO_ROUTER,
  7198. "Routing options are");
  7199. #ifdef CONFIG_QETH_IPV6
  7200. IGNORE_PARAM_NEQ(route6.type, NO_ROUTER, NO_ROUTER,
  7201. "Routing options are");
  7202. #endif
  7203. IGNORE_PARAM_EQ(checksum_type, HW_CHECKSUMMING,
  7204. QETH_CHECKSUM_DEFAULT,
  7205. "Checksumming options are");
  7206. IGNORE_PARAM_NEQ(broadcast_mode, QETH_TR_BROADCAST_ALLRINGS,
  7207. QETH_TR_BROADCAST_ALLRINGS,
  7208. "Broadcast mode options are");
  7209. IGNORE_PARAM_NEQ(macaddr_mode, QETH_TR_MACADDR_NONCANONICAL,
  7210. QETH_TR_MACADDR_NONCANONICAL,
  7211. "Canonical MAC addr options are");
  7212. IGNORE_PARAM_NEQ(fake_broadcast, 0, 0,
  7213. "Broadcast faking options are");
  7214. IGNORE_PARAM_NEQ(add_hhlen, DEFAULT_ADD_HHLEN,
  7215. DEFAULT_ADD_HHLEN,"Option add_hhlen is");
  7216. IGNORE_PARAM_NEQ(fake_ll, 0, 0,"Option fake_ll is");
  7217. }
  7218. static int
  7219. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode)
  7220. {
  7221. struct qeth_card *card = gdev->dev.driver_data;
  7222. int rc = 0;
  7223. enum qeth_card_states recover_flag;
  7224. BUG_ON(!card);
  7225. QETH_DBF_TEXT(setup ,2, "setonlin");
  7226. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  7227. qeth_set_allowed_threads(card, QETH_RECOVER_THREAD, 1);
  7228. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD)){
  7229. PRINT_WARN("set_online of card %s interrupted by user!\n",
  7230. CARD_BUS_ID(card));
  7231. return -ERESTARTSYS;
  7232. }
  7233. recover_flag = card->state;
  7234. if ((rc = ccw_device_set_online(CARD_RDEV(card))) ||
  7235. (rc = ccw_device_set_online(CARD_WDEV(card))) ||
  7236. (rc = ccw_device_set_online(CARD_DDEV(card)))){
  7237. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  7238. return -EIO;
  7239. }
  7240. qeth_make_parameters_consistent(card);
  7241. if ((rc = qeth_hardsetup_card(card))){
  7242. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  7243. goto out_remove;
  7244. }
  7245. card->state = CARD_STATE_HARDSETUP;
  7246. if (!(rc = qeth_query_ipassists(card,QETH_PROT_IPV4)))
  7247. rc = qeth_get_unique_id(card);
  7248. if (rc && card->options.layer2 == 0) {
  7249. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  7250. goto out_remove;
  7251. }
  7252. qeth_print_status_message(card);
  7253. if ((rc = qeth_register_netdev(card))){
  7254. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  7255. goto out_remove;
  7256. }
  7257. if ((rc = qeth_softsetup_card(card))){
  7258. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  7259. goto out_remove;
  7260. }
  7261. if ((rc = qeth_init_qdio_queues(card))){
  7262. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  7263. goto out_remove;
  7264. }
  7265. card->state = CARD_STATE_SOFTSETUP;
  7266. netif_carrier_on(card->dev);
  7267. qeth_set_allowed_threads(card, 0xffffffff, 0);
  7268. if (recover_flag == CARD_STATE_RECOVER)
  7269. qeth_start_again(card, recovery_mode);
  7270. qeth_notify_processes();
  7271. return 0;
  7272. out_remove:
  7273. card->use_hard_stop = 1;
  7274. qeth_stop_card(card, 0);
  7275. ccw_device_set_offline(CARD_DDEV(card));
  7276. ccw_device_set_offline(CARD_WDEV(card));
  7277. ccw_device_set_offline(CARD_RDEV(card));
  7278. if (recover_flag == CARD_STATE_RECOVER)
  7279. card->state = CARD_STATE_RECOVER;
  7280. else
  7281. card->state = CARD_STATE_DOWN;
  7282. return -ENODEV;
  7283. }
  7284. static int
  7285. qeth_set_online(struct ccwgroup_device *gdev)
  7286. {
  7287. return __qeth_set_online(gdev, 0);
  7288. }
  7289. static struct ccw_device_id qeth_ids[] = {
  7290. {CCW_DEVICE(0x1731, 0x01), .driver_info = QETH_CARD_TYPE_OSAE},
  7291. {CCW_DEVICE(0x1731, 0x05), .driver_info = QETH_CARD_TYPE_IQD},
  7292. {CCW_DEVICE(0x1731, 0x06), .driver_info = QETH_CARD_TYPE_OSN},
  7293. {},
  7294. };
  7295. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  7296. struct device *qeth_root_dev = NULL;
  7297. struct ccwgroup_driver qeth_ccwgroup_driver = {
  7298. .owner = THIS_MODULE,
  7299. .name = "qeth",
  7300. .driver_id = 0xD8C5E3C8,
  7301. .probe = qeth_probe_device,
  7302. .remove = qeth_remove_device,
  7303. .set_online = qeth_set_online,
  7304. .set_offline = qeth_set_offline,
  7305. };
  7306. struct ccw_driver qeth_ccw_driver = {
  7307. .name = "qeth",
  7308. .ids = qeth_ids,
  7309. .probe = ccwgroup_probe_ccwdev,
  7310. .remove = ccwgroup_remove_ccwdev,
  7311. };
  7312. static void
  7313. qeth_unregister_dbf_views(void)
  7314. {
  7315. if (qeth_dbf_setup)
  7316. debug_unregister(qeth_dbf_setup);
  7317. if (qeth_dbf_qerr)
  7318. debug_unregister(qeth_dbf_qerr);
  7319. if (qeth_dbf_sense)
  7320. debug_unregister(qeth_dbf_sense);
  7321. if (qeth_dbf_misc)
  7322. debug_unregister(qeth_dbf_misc);
  7323. if (qeth_dbf_data)
  7324. debug_unregister(qeth_dbf_data);
  7325. if (qeth_dbf_control)
  7326. debug_unregister(qeth_dbf_control);
  7327. if (qeth_dbf_trace)
  7328. debug_unregister(qeth_dbf_trace);
  7329. }
  7330. static int
  7331. qeth_register_dbf_views(void)
  7332. {
  7333. qeth_dbf_setup = debug_register(QETH_DBF_SETUP_NAME,
  7334. QETH_DBF_SETUP_PAGES,
  7335. QETH_DBF_SETUP_NR_AREAS,
  7336. QETH_DBF_SETUP_LEN);
  7337. qeth_dbf_misc = debug_register(QETH_DBF_MISC_NAME,
  7338. QETH_DBF_MISC_PAGES,
  7339. QETH_DBF_MISC_NR_AREAS,
  7340. QETH_DBF_MISC_LEN);
  7341. qeth_dbf_data = debug_register(QETH_DBF_DATA_NAME,
  7342. QETH_DBF_DATA_PAGES,
  7343. QETH_DBF_DATA_NR_AREAS,
  7344. QETH_DBF_DATA_LEN);
  7345. qeth_dbf_control = debug_register(QETH_DBF_CONTROL_NAME,
  7346. QETH_DBF_CONTROL_PAGES,
  7347. QETH_DBF_CONTROL_NR_AREAS,
  7348. QETH_DBF_CONTROL_LEN);
  7349. qeth_dbf_sense = debug_register(QETH_DBF_SENSE_NAME,
  7350. QETH_DBF_SENSE_PAGES,
  7351. QETH_DBF_SENSE_NR_AREAS,
  7352. QETH_DBF_SENSE_LEN);
  7353. qeth_dbf_qerr = debug_register(QETH_DBF_QERR_NAME,
  7354. QETH_DBF_QERR_PAGES,
  7355. QETH_DBF_QERR_NR_AREAS,
  7356. QETH_DBF_QERR_LEN);
  7357. qeth_dbf_trace = debug_register(QETH_DBF_TRACE_NAME,
  7358. QETH_DBF_TRACE_PAGES,
  7359. QETH_DBF_TRACE_NR_AREAS,
  7360. QETH_DBF_TRACE_LEN);
  7361. if ((qeth_dbf_setup == NULL) || (qeth_dbf_misc == NULL) ||
  7362. (qeth_dbf_data == NULL) || (qeth_dbf_control == NULL) ||
  7363. (qeth_dbf_sense == NULL) || (qeth_dbf_qerr == NULL) ||
  7364. (qeth_dbf_trace == NULL)) {
  7365. qeth_unregister_dbf_views();
  7366. return -ENOMEM;
  7367. }
  7368. debug_register_view(qeth_dbf_setup, &debug_hex_ascii_view);
  7369. debug_set_level(qeth_dbf_setup, QETH_DBF_SETUP_LEVEL);
  7370. debug_register_view(qeth_dbf_misc, &debug_hex_ascii_view);
  7371. debug_set_level(qeth_dbf_misc, QETH_DBF_MISC_LEVEL);
  7372. debug_register_view(qeth_dbf_data, &debug_hex_ascii_view);
  7373. debug_set_level(qeth_dbf_data, QETH_DBF_DATA_LEVEL);
  7374. debug_register_view(qeth_dbf_control, &debug_hex_ascii_view);
  7375. debug_set_level(qeth_dbf_control, QETH_DBF_CONTROL_LEVEL);
  7376. debug_register_view(qeth_dbf_sense, &debug_hex_ascii_view);
  7377. debug_set_level(qeth_dbf_sense, QETH_DBF_SENSE_LEVEL);
  7378. debug_register_view(qeth_dbf_qerr, &debug_hex_ascii_view);
  7379. debug_set_level(qeth_dbf_qerr, QETH_DBF_QERR_LEVEL);
  7380. debug_register_view(qeth_dbf_trace, &debug_hex_ascii_view);
  7381. debug_set_level(qeth_dbf_trace, QETH_DBF_TRACE_LEVEL);
  7382. return 0;
  7383. }
  7384. #ifdef CONFIG_QETH_IPV6
  7385. extern struct neigh_table arp_tbl;
  7386. static struct neigh_ops *arp_direct_ops;
  7387. static int (*qeth_old_arp_constructor) (struct neighbour *);
  7388. static struct neigh_ops arp_direct_ops_template = {
  7389. .family = AF_INET,
  7390. .solicit = NULL,
  7391. .error_report = NULL,
  7392. .output = dev_queue_xmit,
  7393. .connected_output = dev_queue_xmit,
  7394. .hh_output = dev_queue_xmit,
  7395. .queue_xmit = dev_queue_xmit
  7396. };
  7397. static int
  7398. qeth_arp_constructor(struct neighbour *neigh)
  7399. {
  7400. struct net_device *dev = neigh->dev;
  7401. struct in_device *in_dev;
  7402. struct neigh_parms *parms;
  7403. struct qeth_card *card;
  7404. card = qeth_get_card_from_dev(dev);
  7405. if (card == NULL)
  7406. goto out;
  7407. if((card->options.layer2) ||
  7408. (card->dev->hard_header == qeth_fake_header))
  7409. goto out;
  7410. rcu_read_lock();
  7411. in_dev = __in_dev_get_rcu(dev);
  7412. if (in_dev == NULL) {
  7413. rcu_read_unlock();
  7414. return -EINVAL;
  7415. }
  7416. parms = in_dev->arp_parms;
  7417. __neigh_parms_put(neigh->parms);
  7418. neigh->parms = neigh_parms_clone(parms);
  7419. rcu_read_unlock();
  7420. neigh->type = inet_addr_type(*(__be32 *) neigh->primary_key);
  7421. neigh->nud_state = NUD_NOARP;
  7422. neigh->ops = arp_direct_ops;
  7423. neigh->output = neigh->ops->queue_xmit;
  7424. return 0;
  7425. out:
  7426. return qeth_old_arp_constructor(neigh);
  7427. }
  7428. #endif /*CONFIG_QETH_IPV6*/
  7429. /*
  7430. * IP address takeover related functions
  7431. */
  7432. static void
  7433. qeth_clear_ipato_list(struct qeth_card *card)
  7434. {
  7435. struct qeth_ipato_entry *ipatoe, *tmp;
  7436. unsigned long flags;
  7437. spin_lock_irqsave(&card->ip_lock, flags);
  7438. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry) {
  7439. list_del(&ipatoe->entry);
  7440. kfree(ipatoe);
  7441. }
  7442. spin_unlock_irqrestore(&card->ip_lock, flags);
  7443. }
  7444. int
  7445. qeth_add_ipato_entry(struct qeth_card *card, struct qeth_ipato_entry *new)
  7446. {
  7447. struct qeth_ipato_entry *ipatoe;
  7448. unsigned long flags;
  7449. int rc = 0;
  7450. QETH_DBF_TEXT(trace, 2, "addipato");
  7451. spin_lock_irqsave(&card->ip_lock, flags);
  7452. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7453. if (ipatoe->proto != new->proto)
  7454. continue;
  7455. if (!memcmp(ipatoe->addr, new->addr,
  7456. (ipatoe->proto == QETH_PROT_IPV4)? 4:16) &&
  7457. (ipatoe->mask_bits == new->mask_bits)){
  7458. PRINT_WARN("ipato entry already exists!\n");
  7459. rc = -EEXIST;
  7460. break;
  7461. }
  7462. }
  7463. if (!rc) {
  7464. list_add_tail(&new->entry, &card->ipato.entries);
  7465. }
  7466. spin_unlock_irqrestore(&card->ip_lock, flags);
  7467. return rc;
  7468. }
  7469. void
  7470. qeth_del_ipato_entry(struct qeth_card *card, enum qeth_prot_versions proto,
  7471. u8 *addr, int mask_bits)
  7472. {
  7473. struct qeth_ipato_entry *ipatoe, *tmp;
  7474. unsigned long flags;
  7475. QETH_DBF_TEXT(trace, 2, "delipato");
  7476. spin_lock_irqsave(&card->ip_lock, flags);
  7477. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry){
  7478. if (ipatoe->proto != proto)
  7479. continue;
  7480. if (!memcmp(ipatoe->addr, addr,
  7481. (proto == QETH_PROT_IPV4)? 4:16) &&
  7482. (ipatoe->mask_bits == mask_bits)){
  7483. list_del(&ipatoe->entry);
  7484. kfree(ipatoe);
  7485. }
  7486. }
  7487. spin_unlock_irqrestore(&card->ip_lock, flags);
  7488. }
  7489. static void
  7490. qeth_convert_addr_to_bits(u8 *addr, u8 *bits, int len)
  7491. {
  7492. int i, j;
  7493. u8 octet;
  7494. for (i = 0; i < len; ++i){
  7495. octet = addr[i];
  7496. for (j = 7; j >= 0; --j){
  7497. bits[i*8 + j] = octet & 1;
  7498. octet >>= 1;
  7499. }
  7500. }
  7501. }
  7502. static int
  7503. qeth_is_addr_covered_by_ipato(struct qeth_card *card, struct qeth_ipaddr *addr)
  7504. {
  7505. struct qeth_ipato_entry *ipatoe;
  7506. u8 addr_bits[128] = {0, };
  7507. u8 ipatoe_bits[128] = {0, };
  7508. int rc = 0;
  7509. if (!card->ipato.enabled)
  7510. return 0;
  7511. qeth_convert_addr_to_bits((u8 *) &addr->u, addr_bits,
  7512. (addr->proto == QETH_PROT_IPV4)? 4:16);
  7513. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7514. if (addr->proto != ipatoe->proto)
  7515. continue;
  7516. qeth_convert_addr_to_bits(ipatoe->addr, ipatoe_bits,
  7517. (ipatoe->proto==QETH_PROT_IPV4) ?
  7518. 4:16);
  7519. if (addr->proto == QETH_PROT_IPV4)
  7520. rc = !memcmp(addr_bits, ipatoe_bits,
  7521. min(32, ipatoe->mask_bits));
  7522. else
  7523. rc = !memcmp(addr_bits, ipatoe_bits,
  7524. min(128, ipatoe->mask_bits));
  7525. if (rc)
  7526. break;
  7527. }
  7528. /* invert? */
  7529. if ((addr->proto == QETH_PROT_IPV4) && card->ipato.invert4)
  7530. rc = !rc;
  7531. else if ((addr->proto == QETH_PROT_IPV6) && card->ipato.invert6)
  7532. rc = !rc;
  7533. return rc;
  7534. }
  7535. /*
  7536. * VIPA related functions
  7537. */
  7538. int
  7539. qeth_add_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7540. const u8 *addr)
  7541. {
  7542. struct qeth_ipaddr *ipaddr;
  7543. unsigned long flags;
  7544. int rc = 0;
  7545. ipaddr = qeth_get_addr_buffer(proto);
  7546. if (ipaddr){
  7547. if (proto == QETH_PROT_IPV4){
  7548. QETH_DBF_TEXT(trace, 2, "addvipa4");
  7549. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7550. ipaddr->u.a4.mask = 0;
  7551. #ifdef CONFIG_QETH_IPV6
  7552. } else if (proto == QETH_PROT_IPV6){
  7553. QETH_DBF_TEXT(trace, 2, "addvipa6");
  7554. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7555. ipaddr->u.a6.pfxlen = 0;
  7556. #endif
  7557. }
  7558. ipaddr->type = QETH_IP_TYPE_VIPA;
  7559. ipaddr->set_flags = QETH_IPA_SETIP_VIPA_FLAG;
  7560. ipaddr->del_flags = QETH_IPA_DELIP_VIPA_FLAG;
  7561. } else
  7562. return -ENOMEM;
  7563. spin_lock_irqsave(&card->ip_lock, flags);
  7564. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7565. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7566. rc = -EEXIST;
  7567. spin_unlock_irqrestore(&card->ip_lock, flags);
  7568. if (rc){
  7569. PRINT_WARN("Cannot add VIPA. Address already exists!\n");
  7570. return rc;
  7571. }
  7572. if (!qeth_add_ip(card, ipaddr))
  7573. kfree(ipaddr);
  7574. qeth_set_ip_addr_list(card);
  7575. return rc;
  7576. }
  7577. void
  7578. qeth_del_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7579. const u8 *addr)
  7580. {
  7581. struct qeth_ipaddr *ipaddr;
  7582. ipaddr = qeth_get_addr_buffer(proto);
  7583. if (ipaddr){
  7584. if (proto == QETH_PROT_IPV4){
  7585. QETH_DBF_TEXT(trace, 2, "delvipa4");
  7586. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7587. ipaddr->u.a4.mask = 0;
  7588. #ifdef CONFIG_QETH_IPV6
  7589. } else if (proto == QETH_PROT_IPV6){
  7590. QETH_DBF_TEXT(trace, 2, "delvipa6");
  7591. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7592. ipaddr->u.a6.pfxlen = 0;
  7593. #endif
  7594. }
  7595. ipaddr->type = QETH_IP_TYPE_VIPA;
  7596. } else
  7597. return;
  7598. if (!qeth_delete_ip(card, ipaddr))
  7599. kfree(ipaddr);
  7600. qeth_set_ip_addr_list(card);
  7601. }
  7602. /*
  7603. * proxy ARP related functions
  7604. */
  7605. int
  7606. qeth_add_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7607. const u8 *addr)
  7608. {
  7609. struct qeth_ipaddr *ipaddr;
  7610. unsigned long flags;
  7611. int rc = 0;
  7612. ipaddr = qeth_get_addr_buffer(proto);
  7613. if (ipaddr){
  7614. if (proto == QETH_PROT_IPV4){
  7615. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7616. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7617. ipaddr->u.a4.mask = 0;
  7618. #ifdef CONFIG_QETH_IPV6
  7619. } else if (proto == QETH_PROT_IPV6){
  7620. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7621. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7622. ipaddr->u.a6.pfxlen = 0;
  7623. #endif
  7624. }
  7625. ipaddr->type = QETH_IP_TYPE_RXIP;
  7626. ipaddr->set_flags = QETH_IPA_SETIP_TAKEOVER_FLAG;
  7627. ipaddr->del_flags = 0;
  7628. } else
  7629. return -ENOMEM;
  7630. spin_lock_irqsave(&card->ip_lock, flags);
  7631. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7632. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7633. rc = -EEXIST;
  7634. spin_unlock_irqrestore(&card->ip_lock, flags);
  7635. if (rc){
  7636. PRINT_WARN("Cannot add RXIP. Address already exists!\n");
  7637. return rc;
  7638. }
  7639. if (!qeth_add_ip(card, ipaddr))
  7640. kfree(ipaddr);
  7641. qeth_set_ip_addr_list(card);
  7642. return 0;
  7643. }
  7644. void
  7645. qeth_del_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7646. const u8 *addr)
  7647. {
  7648. struct qeth_ipaddr *ipaddr;
  7649. ipaddr = qeth_get_addr_buffer(proto);
  7650. if (ipaddr){
  7651. if (proto == QETH_PROT_IPV4){
  7652. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7653. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7654. ipaddr->u.a4.mask = 0;
  7655. #ifdef CONFIG_QETH_IPV6
  7656. } else if (proto == QETH_PROT_IPV6){
  7657. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7658. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7659. ipaddr->u.a6.pfxlen = 0;
  7660. #endif
  7661. }
  7662. ipaddr->type = QETH_IP_TYPE_RXIP;
  7663. } else
  7664. return;
  7665. if (!qeth_delete_ip(card, ipaddr))
  7666. kfree(ipaddr);
  7667. qeth_set_ip_addr_list(card);
  7668. }
  7669. /**
  7670. * IP event handler
  7671. */
  7672. static int
  7673. qeth_ip_event(struct notifier_block *this,
  7674. unsigned long event,void *ptr)
  7675. {
  7676. struct in_ifaddr *ifa = (struct in_ifaddr *)ptr;
  7677. struct net_device *dev =(struct net_device *) ifa->ifa_dev->dev;
  7678. struct qeth_ipaddr *addr;
  7679. struct qeth_card *card;
  7680. QETH_DBF_TEXT(trace,3,"ipevent");
  7681. card = qeth_get_card_from_dev(dev);
  7682. if (!card)
  7683. return NOTIFY_DONE;
  7684. if (card->options.layer2)
  7685. return NOTIFY_DONE;
  7686. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  7687. if (addr != NULL) {
  7688. addr->u.a4.addr = ifa->ifa_address;
  7689. addr->u.a4.mask = ifa->ifa_mask;
  7690. addr->type = QETH_IP_TYPE_NORMAL;
  7691. } else
  7692. goto out;
  7693. switch(event) {
  7694. case NETDEV_UP:
  7695. if (!qeth_add_ip(card, addr))
  7696. kfree(addr);
  7697. break;
  7698. case NETDEV_DOWN:
  7699. if (!qeth_delete_ip(card, addr))
  7700. kfree(addr);
  7701. break;
  7702. default:
  7703. break;
  7704. }
  7705. qeth_set_ip_addr_list(card);
  7706. out:
  7707. return NOTIFY_DONE;
  7708. }
  7709. static struct notifier_block qeth_ip_notifier = {
  7710. qeth_ip_event,
  7711. NULL,
  7712. };
  7713. #ifdef CONFIG_QETH_IPV6
  7714. /**
  7715. * IPv6 event handler
  7716. */
  7717. static int
  7718. qeth_ip6_event(struct notifier_block *this,
  7719. unsigned long event,void *ptr)
  7720. {
  7721. struct inet6_ifaddr *ifa = (struct inet6_ifaddr *)ptr;
  7722. struct net_device *dev = (struct net_device *)ifa->idev->dev;
  7723. struct qeth_ipaddr *addr;
  7724. struct qeth_card *card;
  7725. QETH_DBF_TEXT(trace,3,"ip6event");
  7726. card = qeth_get_card_from_dev(dev);
  7727. if (!card)
  7728. return NOTIFY_DONE;
  7729. if (!qeth_is_supported(card, IPA_IPV6))
  7730. return NOTIFY_DONE;
  7731. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  7732. if (addr != NULL) {
  7733. memcpy(&addr->u.a6.addr, &ifa->addr, sizeof(struct in6_addr));
  7734. addr->u.a6.pfxlen = ifa->prefix_len;
  7735. addr->type = QETH_IP_TYPE_NORMAL;
  7736. } else
  7737. goto out;
  7738. switch(event) {
  7739. case NETDEV_UP:
  7740. if (!qeth_add_ip(card, addr))
  7741. kfree(addr);
  7742. break;
  7743. case NETDEV_DOWN:
  7744. if (!qeth_delete_ip(card, addr))
  7745. kfree(addr);
  7746. break;
  7747. default:
  7748. break;
  7749. }
  7750. qeth_set_ip_addr_list(card);
  7751. out:
  7752. return NOTIFY_DONE;
  7753. }
  7754. static struct notifier_block qeth_ip6_notifier = {
  7755. qeth_ip6_event,
  7756. NULL,
  7757. };
  7758. #endif
  7759. static int
  7760. __qeth_reboot_event_card(struct device *dev, void *data)
  7761. {
  7762. struct qeth_card *card;
  7763. card = (struct qeth_card *) dev->driver_data;
  7764. qeth_clear_ip_list(card, 0, 0);
  7765. qeth_qdio_clear_card(card, 0);
  7766. qeth_clear_qdio_buffers(card);
  7767. return 0;
  7768. }
  7769. static int
  7770. qeth_reboot_event(struct notifier_block *this, unsigned long event, void *ptr)
  7771. {
  7772. int ret;
  7773. ret = driver_for_each_device(&qeth_ccwgroup_driver.driver, NULL, NULL,
  7774. __qeth_reboot_event_card);
  7775. return ret ? NOTIFY_BAD : NOTIFY_DONE;
  7776. }
  7777. static struct notifier_block qeth_reboot_notifier = {
  7778. qeth_reboot_event,
  7779. NULL,
  7780. };
  7781. static int
  7782. qeth_register_notifiers(void)
  7783. {
  7784. int r;
  7785. QETH_DBF_TEXT(trace,5,"regnotif");
  7786. if ((r = register_reboot_notifier(&qeth_reboot_notifier)))
  7787. return r;
  7788. if ((r = register_inetaddr_notifier(&qeth_ip_notifier)))
  7789. goto out_reboot;
  7790. #ifdef CONFIG_QETH_IPV6
  7791. if ((r = register_inet6addr_notifier(&qeth_ip6_notifier)))
  7792. goto out_ipv4;
  7793. #endif
  7794. return 0;
  7795. #ifdef CONFIG_QETH_IPV6
  7796. out_ipv4:
  7797. unregister_inetaddr_notifier(&qeth_ip_notifier);
  7798. #endif
  7799. out_reboot:
  7800. unregister_reboot_notifier(&qeth_reboot_notifier);
  7801. return r;
  7802. }
  7803. /**
  7804. * unregister all event notifiers
  7805. */
  7806. static void
  7807. qeth_unregister_notifiers(void)
  7808. {
  7809. QETH_DBF_TEXT(trace,5,"unregnot");
  7810. BUG_ON(unregister_reboot_notifier(&qeth_reboot_notifier));
  7811. BUG_ON(unregister_inetaddr_notifier(&qeth_ip_notifier));
  7812. #ifdef CONFIG_QETH_IPV6
  7813. BUG_ON(unregister_inet6addr_notifier(&qeth_ip6_notifier));
  7814. #endif /* QETH_IPV6 */
  7815. }
  7816. #ifdef CONFIG_QETH_IPV6
  7817. static int
  7818. qeth_ipv6_init(void)
  7819. {
  7820. qeth_old_arp_constructor = arp_tbl.constructor;
  7821. write_lock_bh(&arp_tbl.lock);
  7822. arp_tbl.constructor = qeth_arp_constructor;
  7823. write_unlock_bh(&arp_tbl.lock);
  7824. arp_direct_ops = (struct neigh_ops*)
  7825. kmalloc(sizeof(struct neigh_ops), GFP_KERNEL);
  7826. if (!arp_direct_ops)
  7827. return -ENOMEM;
  7828. memcpy(arp_direct_ops, &arp_direct_ops_template,
  7829. sizeof(struct neigh_ops));
  7830. return 0;
  7831. }
  7832. static void
  7833. qeth_ipv6_uninit(void)
  7834. {
  7835. write_lock_bh(&arp_tbl.lock);
  7836. arp_tbl.constructor = qeth_old_arp_constructor;
  7837. write_unlock_bh(&arp_tbl.lock);
  7838. kfree(arp_direct_ops);
  7839. }
  7840. #endif /* CONFIG_QETH_IPV6 */
  7841. static void
  7842. qeth_sysfs_unregister(void)
  7843. {
  7844. s390_root_dev_unregister(qeth_root_dev);
  7845. qeth_remove_driver_attributes();
  7846. ccw_driver_unregister(&qeth_ccw_driver);
  7847. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7848. }
  7849. /**
  7850. * register qeth at sysfs
  7851. */
  7852. static int
  7853. qeth_sysfs_register(void)
  7854. {
  7855. int rc;
  7856. rc = ccwgroup_driver_register(&qeth_ccwgroup_driver);
  7857. if (rc)
  7858. goto out;
  7859. rc = ccw_driver_register(&qeth_ccw_driver);
  7860. if (rc)
  7861. goto out_ccw_driver;
  7862. rc = qeth_create_driver_attributes();
  7863. if (rc)
  7864. goto out_qeth_attr;
  7865. qeth_root_dev = s390_root_dev_register("qeth");
  7866. rc = IS_ERR(qeth_root_dev) ? PTR_ERR(qeth_root_dev) : 0;
  7867. if (!rc)
  7868. goto out;
  7869. qeth_remove_driver_attributes();
  7870. out_qeth_attr:
  7871. ccw_driver_unregister(&qeth_ccw_driver);
  7872. out_ccw_driver:
  7873. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7874. out:
  7875. return rc;
  7876. }
  7877. /***
  7878. * init function
  7879. */
  7880. static int __init
  7881. qeth_init(void)
  7882. {
  7883. int rc;
  7884. PRINT_INFO("loading %s\n", version);
  7885. INIT_LIST_HEAD(&qeth_card_list.list);
  7886. INIT_LIST_HEAD(&qeth_notify_list);
  7887. spin_lock_init(&qeth_notify_lock);
  7888. rwlock_init(&qeth_card_list.rwlock);
  7889. rc = qeth_register_dbf_views();
  7890. if (rc)
  7891. goto out_err;
  7892. rc = qeth_sysfs_register();
  7893. if (rc)
  7894. goto out_dbf;
  7895. #ifdef CONFIG_QETH_IPV6
  7896. rc = qeth_ipv6_init();
  7897. if (rc) {
  7898. PRINT_ERR("Out of memory during ipv6 init code = %d\n", rc);
  7899. goto out_sysfs;
  7900. }
  7901. #endif /* QETH_IPV6 */
  7902. rc = qeth_register_notifiers();
  7903. if (rc)
  7904. goto out_ipv6;
  7905. rc = qeth_create_procfs_entries();
  7906. if (rc)
  7907. goto out_notifiers;
  7908. return rc;
  7909. out_notifiers:
  7910. qeth_unregister_notifiers();
  7911. out_ipv6:
  7912. #ifdef CONFIG_QETH_IPV6
  7913. qeth_ipv6_uninit();
  7914. out_sysfs:
  7915. #endif /* QETH_IPV6 */
  7916. qeth_sysfs_unregister();
  7917. out_dbf:
  7918. qeth_unregister_dbf_views();
  7919. out_err:
  7920. PRINT_ERR("Initialization failed with code %d\n", rc);
  7921. return rc;
  7922. }
  7923. static void
  7924. __exit qeth_exit(void)
  7925. {
  7926. struct qeth_card *card, *tmp;
  7927. unsigned long flags;
  7928. QETH_DBF_TEXT(trace,1, "cleanup.");
  7929. /*
  7930. * Weed would not need to clean up our devices here, because the
  7931. * common device layer calls qeth_remove_device for each device
  7932. * as soon as we unregister our driver (done in qeth_sysfs_unregister).
  7933. * But we do cleanup here so we can do a "soft" shutdown of our cards.
  7934. * qeth_remove_device called by the common device layer would otherwise
  7935. * do a "hard" shutdown (card->use_hard_stop is set to one in
  7936. * qeth_remove_device).
  7937. */
  7938. again:
  7939. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  7940. list_for_each_entry_safe(card, tmp, &qeth_card_list.list, list){
  7941. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7942. qeth_set_offline(card->gdev);
  7943. qeth_remove_device(card->gdev);
  7944. goto again;
  7945. }
  7946. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7947. #ifdef CONFIG_QETH_IPV6
  7948. qeth_ipv6_uninit();
  7949. #endif
  7950. qeth_unregister_notifiers();
  7951. qeth_remove_procfs_entries();
  7952. qeth_sysfs_unregister();
  7953. qeth_unregister_dbf_views();
  7954. printk("qeth: removed\n");
  7955. }
  7956. EXPORT_SYMBOL(qeth_osn_register);
  7957. EXPORT_SYMBOL(qeth_osn_deregister);
  7958. EXPORT_SYMBOL(qeth_osn_assist);
  7959. module_init(qeth_init);
  7960. module_exit(qeth_exit);
  7961. MODULE_AUTHOR("Frank Pavlic <fpavlic@de.ibm.com>");
  7962. MODULE_DESCRIPTION("Linux on zSeries OSA Express and HiperSockets support\n" \
  7963. "Copyright 2000,2003 IBM Corporation\n");
  7964. MODULE_LICENSE("GPL");