ks8842.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755
  1. /*
  2. * ks8842.c timberdale KS8842 ethernet driver
  3. * Copyright (c) 2009 Intel Corporation
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  17. */
  18. /* Supports:
  19. * The Micrel KS8842 behind the timberdale FPGA
  20. */
  21. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  22. #include <linux/kernel.h>
  23. #include <linux/module.h>
  24. #include <linux/platform_device.h>
  25. #include <linux/netdevice.h>
  26. #include <linux/etherdevice.h>
  27. #include <linux/ethtool.h>
  28. #include <linux/ks8842.h>
  29. #define DRV_NAME "ks8842"
  30. /* Timberdale specific Registers */
  31. #define REG_TIMB_RST 0x1c
  32. /* KS8842 registers */
  33. #define REG_SELECT_BANK 0x0e
  34. /* bank 0 registers */
  35. #define REG_QRFCR 0x04
  36. /* bank 2 registers */
  37. #define REG_MARL 0x00
  38. #define REG_MARM 0x02
  39. #define REG_MARH 0x04
  40. /* bank 3 registers */
  41. #define REG_GRR 0x06
  42. /* bank 16 registers */
  43. #define REG_TXCR 0x00
  44. #define REG_TXSR 0x02
  45. #define REG_RXCR 0x04
  46. #define REG_TXMIR 0x08
  47. #define REG_RXMIR 0x0A
  48. /* bank 17 registers */
  49. #define REG_TXQCR 0x00
  50. #define REG_RXQCR 0x02
  51. #define REG_TXFDPR 0x04
  52. #define REG_RXFDPR 0x06
  53. #define REG_QMU_DATA_LO 0x08
  54. #define REG_QMU_DATA_HI 0x0A
  55. /* bank 18 registers */
  56. #define REG_IER 0x00
  57. #define IRQ_LINK_CHANGE 0x8000
  58. #define IRQ_TX 0x4000
  59. #define IRQ_RX 0x2000
  60. #define IRQ_RX_OVERRUN 0x0800
  61. #define IRQ_TX_STOPPED 0x0200
  62. #define IRQ_RX_STOPPED 0x0100
  63. #define IRQ_RX_ERROR 0x0080
  64. #define ENABLED_IRQS (IRQ_LINK_CHANGE | IRQ_TX | IRQ_RX | IRQ_RX_STOPPED | \
  65. IRQ_TX_STOPPED | IRQ_RX_OVERRUN | IRQ_RX_ERROR)
  66. #define REG_ISR 0x02
  67. #define REG_RXSR 0x04
  68. #define RXSR_VALID 0x8000
  69. #define RXSR_BROADCAST 0x80
  70. #define RXSR_MULTICAST 0x40
  71. #define RXSR_UNICAST 0x20
  72. #define RXSR_FRAMETYPE 0x08
  73. #define RXSR_TOO_LONG 0x04
  74. #define RXSR_RUNT 0x02
  75. #define RXSR_CRC_ERROR 0x01
  76. #define RXSR_ERROR (RXSR_TOO_LONG | RXSR_RUNT | RXSR_CRC_ERROR)
  77. /* bank 32 registers */
  78. #define REG_SW_ID_AND_ENABLE 0x00
  79. #define REG_SGCR1 0x02
  80. #define REG_SGCR2 0x04
  81. #define REG_SGCR3 0x06
  82. /* bank 39 registers */
  83. #define REG_MACAR1 0x00
  84. #define REG_MACAR2 0x02
  85. #define REG_MACAR3 0x04
  86. /* bank 45 registers */
  87. #define REG_P1MBCR 0x00
  88. #define REG_P1MBSR 0x02
  89. /* bank 46 registers */
  90. #define REG_P2MBCR 0x00
  91. #define REG_P2MBSR 0x02
  92. /* bank 48 registers */
  93. #define REG_P1CR2 0x02
  94. /* bank 49 registers */
  95. #define REG_P1CR4 0x02
  96. #define REG_P1SR 0x04
  97. struct ks8842_adapter {
  98. void __iomem *hw_addr;
  99. int irq;
  100. struct tasklet_struct tasklet;
  101. spinlock_t lock; /* spinlock to be interrupt safe */
  102. };
  103. static inline void ks8842_select_bank(struct ks8842_adapter *adapter, u16 bank)
  104. {
  105. iowrite16(bank, adapter->hw_addr + REG_SELECT_BANK);
  106. }
  107. static inline void ks8842_write8(struct ks8842_adapter *adapter, u16 bank,
  108. u8 value, int offset)
  109. {
  110. ks8842_select_bank(adapter, bank);
  111. iowrite8(value, adapter->hw_addr + offset);
  112. }
  113. static inline void ks8842_write16(struct ks8842_adapter *adapter, u16 bank,
  114. u16 value, int offset)
  115. {
  116. ks8842_select_bank(adapter, bank);
  117. iowrite16(value, adapter->hw_addr + offset);
  118. }
  119. static inline void ks8842_enable_bits(struct ks8842_adapter *adapter, u16 bank,
  120. u16 bits, int offset)
  121. {
  122. u16 reg;
  123. ks8842_select_bank(adapter, bank);
  124. reg = ioread16(adapter->hw_addr + offset);
  125. reg |= bits;
  126. iowrite16(reg, adapter->hw_addr + offset);
  127. }
  128. static inline void ks8842_clear_bits(struct ks8842_adapter *adapter, u16 bank,
  129. u16 bits, int offset)
  130. {
  131. u16 reg;
  132. ks8842_select_bank(adapter, bank);
  133. reg = ioread16(adapter->hw_addr + offset);
  134. reg &= ~bits;
  135. iowrite16(reg, adapter->hw_addr + offset);
  136. }
  137. static inline void ks8842_write32(struct ks8842_adapter *adapter, u16 bank,
  138. u32 value, int offset)
  139. {
  140. ks8842_select_bank(adapter, bank);
  141. iowrite32(value, adapter->hw_addr + offset);
  142. }
  143. static inline u8 ks8842_read8(struct ks8842_adapter *adapter, u16 bank,
  144. int offset)
  145. {
  146. ks8842_select_bank(adapter, bank);
  147. return ioread8(adapter->hw_addr + offset);
  148. }
  149. static inline u16 ks8842_read16(struct ks8842_adapter *adapter, u16 bank,
  150. int offset)
  151. {
  152. ks8842_select_bank(adapter, bank);
  153. return ioread16(adapter->hw_addr + offset);
  154. }
  155. static inline u32 ks8842_read32(struct ks8842_adapter *adapter, u16 bank,
  156. int offset)
  157. {
  158. ks8842_select_bank(adapter, bank);
  159. return ioread32(adapter->hw_addr + offset);
  160. }
  161. static void ks8842_reset(struct ks8842_adapter *adapter)
  162. {
  163. /* The KS8842 goes haywire when doing softare reset
  164. * a work around in the timberdale IP is implemented to
  165. * do a hardware reset instead
  166. ks8842_write16(adapter, 3, 1, REG_GRR);
  167. msleep(10);
  168. iowrite16(0, adapter->hw_addr + REG_GRR);
  169. */
  170. iowrite16(32, adapter->hw_addr + REG_SELECT_BANK);
  171. iowrite32(0x1, adapter->hw_addr + REG_TIMB_RST);
  172. msleep(20);
  173. }
  174. static void ks8842_update_link_status(struct net_device *netdev,
  175. struct ks8842_adapter *adapter)
  176. {
  177. /* check the status of the link */
  178. if (ks8842_read16(adapter, 45, REG_P1MBSR) & 0x4) {
  179. netif_carrier_on(netdev);
  180. netif_wake_queue(netdev);
  181. } else {
  182. netif_stop_queue(netdev);
  183. netif_carrier_off(netdev);
  184. }
  185. }
  186. static void ks8842_enable_tx(struct ks8842_adapter *adapter)
  187. {
  188. ks8842_enable_bits(adapter, 16, 0x01, REG_TXCR);
  189. }
  190. static void ks8842_disable_tx(struct ks8842_adapter *adapter)
  191. {
  192. ks8842_clear_bits(adapter, 16, 0x01, REG_TXCR);
  193. }
  194. static void ks8842_enable_rx(struct ks8842_adapter *adapter)
  195. {
  196. ks8842_enable_bits(adapter, 16, 0x01, REG_RXCR);
  197. }
  198. static void ks8842_disable_rx(struct ks8842_adapter *adapter)
  199. {
  200. ks8842_clear_bits(adapter, 16, 0x01, REG_RXCR);
  201. }
  202. static void ks8842_reset_hw(struct ks8842_adapter *adapter)
  203. {
  204. /* reset the HW */
  205. ks8842_reset(adapter);
  206. /* Enable QMU Transmit flow control / transmit padding / Transmit CRC */
  207. ks8842_write16(adapter, 16, 0x000E, REG_TXCR);
  208. /* enable the receiver, uni + multi + broadcast + flow ctrl
  209. + crc strip */
  210. ks8842_write16(adapter, 16, 0x8 | 0x20 | 0x40 | 0x80 | 0x400,
  211. REG_RXCR);
  212. /* TX frame pointer autoincrement */
  213. ks8842_write16(adapter, 17, 0x4000, REG_TXFDPR);
  214. /* RX frame pointer autoincrement */
  215. ks8842_write16(adapter, 17, 0x4000, REG_RXFDPR);
  216. /* RX 2 kb high watermark */
  217. ks8842_write16(adapter, 0, 0x1000, REG_QRFCR);
  218. /* aggresive back off in half duplex */
  219. ks8842_enable_bits(adapter, 32, 1 << 8, REG_SGCR1);
  220. /* enable no excessive collison drop */
  221. ks8842_enable_bits(adapter, 32, 1 << 3, REG_SGCR2);
  222. /* Enable port 1 force flow control / back pressure / transmit / recv */
  223. ks8842_write16(adapter, 48, 0x1E07, REG_P1CR2);
  224. /* restart port auto-negotiation */
  225. ks8842_enable_bits(adapter, 49, 1 << 13, REG_P1CR4);
  226. /* only advertise 10Mbps */
  227. ks8842_clear_bits(adapter, 49, 3 << 2, REG_P1CR4);
  228. /* Enable the transmitter */
  229. ks8842_enable_tx(adapter);
  230. /* Enable the receiver */
  231. ks8842_enable_rx(adapter);
  232. /* clear all interrupts */
  233. ks8842_write16(adapter, 18, 0xffff, REG_ISR);
  234. /* enable interrupts */
  235. ks8842_write16(adapter, 18, ENABLED_IRQS, REG_IER);
  236. /* enable the switch */
  237. ks8842_write16(adapter, 32, 0x1, REG_SW_ID_AND_ENABLE);
  238. }
  239. static void ks8842_read_mac_addr(struct ks8842_adapter *adapter, u8 *dest)
  240. {
  241. int i;
  242. u16 mac;
  243. for (i = 0; i < ETH_ALEN; i++)
  244. dest[ETH_ALEN - i - 1] = ks8842_read8(adapter, 2, REG_MARL + i);
  245. /* make sure the switch port uses the same MAC as the QMU */
  246. mac = ks8842_read16(adapter, 2, REG_MARL);
  247. ks8842_write16(adapter, 39, mac, REG_MACAR1);
  248. mac = ks8842_read16(adapter, 2, REG_MARM);
  249. ks8842_write16(adapter, 39, mac, REG_MACAR2);
  250. mac = ks8842_read16(adapter, 2, REG_MARH);
  251. ks8842_write16(adapter, 39, mac, REG_MACAR3);
  252. }
  253. static void ks8842_write_mac_addr(struct ks8842_adapter *adapter, u8 *mac)
  254. {
  255. unsigned long flags;
  256. unsigned i;
  257. spin_lock_irqsave(&adapter->lock, flags);
  258. for (i = 0; i < ETH_ALEN; i++) {
  259. ks8842_write8(adapter, 2, mac[ETH_ALEN - i - 1], REG_MARL + i);
  260. ks8842_write8(adapter, 39, mac[ETH_ALEN - i - 1],
  261. REG_MACAR1 + i);
  262. }
  263. spin_unlock_irqrestore(&adapter->lock, flags);
  264. }
  265. static inline u16 ks8842_tx_fifo_space(struct ks8842_adapter *adapter)
  266. {
  267. return ks8842_read16(adapter, 16, REG_TXMIR) & 0x1fff;
  268. }
  269. static int ks8842_tx_frame(struct sk_buff *skb, struct net_device *netdev)
  270. {
  271. struct ks8842_adapter *adapter = netdev_priv(netdev);
  272. int len = skb->len;
  273. u32 *ptr = (u32 *)skb->data;
  274. u32 ctrl;
  275. netdev_dbg(netdev, "%s: len %u head %p data %p tail %p end %p\n",
  276. __func__, skb->len, skb->head, skb->data,
  277. skb_tail_pointer(skb), skb_end_pointer(skb));
  278. /* check FIFO buffer space, we need space for CRC and command bits */
  279. if (ks8842_tx_fifo_space(adapter) < len + 8)
  280. return NETDEV_TX_BUSY;
  281. /* the control word, enable IRQ, port 1 and the length */
  282. ctrl = 0x8000 | 0x100 | (len << 16);
  283. ks8842_write32(adapter, 17, ctrl, REG_QMU_DATA_LO);
  284. netdev->stats.tx_bytes += len;
  285. /* copy buffer */
  286. while (len > 0) {
  287. iowrite32(*ptr, adapter->hw_addr + REG_QMU_DATA_LO);
  288. len -= sizeof(u32);
  289. ptr++;
  290. }
  291. /* enqueue packet */
  292. ks8842_write16(adapter, 17, 1, REG_TXQCR);
  293. dev_kfree_skb(skb);
  294. return NETDEV_TX_OK;
  295. }
  296. static void ks8842_rx_frame(struct net_device *netdev,
  297. struct ks8842_adapter *adapter)
  298. {
  299. u32 status = ks8842_read32(adapter, 17, REG_QMU_DATA_LO);
  300. int len = (status >> 16) & 0x7ff;
  301. status &= 0xffff;
  302. netdev_dbg(netdev, "%s - rx_data: status: %x\n", __func__, status);
  303. /* check the status */
  304. if ((status & RXSR_VALID) && !(status & RXSR_ERROR)) {
  305. struct sk_buff *skb = netdev_alloc_skb_ip_align(netdev, len);
  306. netdev_dbg(netdev, "%s, got package, len: %d\n", __func__, len);
  307. if (skb) {
  308. u32 *data;
  309. netdev->stats.rx_packets++;
  310. netdev->stats.rx_bytes += len;
  311. if (status & RXSR_MULTICAST)
  312. netdev->stats.multicast++;
  313. data = (u32 *)skb_put(skb, len);
  314. ks8842_select_bank(adapter, 17);
  315. while (len > 0) {
  316. *data++ = ioread32(adapter->hw_addr +
  317. REG_QMU_DATA_LO);
  318. len -= sizeof(u32);
  319. }
  320. skb->protocol = eth_type_trans(skb, netdev);
  321. netif_rx(skb);
  322. } else
  323. netdev->stats.rx_dropped++;
  324. } else {
  325. netdev_dbg(netdev, "RX error, status: %x\n", status);
  326. netdev->stats.rx_errors++;
  327. if (status & RXSR_TOO_LONG)
  328. netdev->stats.rx_length_errors++;
  329. if (status & RXSR_CRC_ERROR)
  330. netdev->stats.rx_crc_errors++;
  331. if (status & RXSR_RUNT)
  332. netdev->stats.rx_frame_errors++;
  333. }
  334. /* set high watermark to 3K */
  335. ks8842_clear_bits(adapter, 0, 1 << 12, REG_QRFCR);
  336. /* release the frame */
  337. ks8842_write16(adapter, 17, 0x01, REG_RXQCR);
  338. /* set high watermark to 2K */
  339. ks8842_enable_bits(adapter, 0, 1 << 12, REG_QRFCR);
  340. }
  341. void ks8842_handle_rx(struct net_device *netdev, struct ks8842_adapter *adapter)
  342. {
  343. u16 rx_data = ks8842_read16(adapter, 16, REG_RXMIR) & 0x1fff;
  344. netdev_dbg(netdev, "%s Entry - rx_data: %d\n", __func__, rx_data);
  345. while (rx_data) {
  346. ks8842_rx_frame(netdev, adapter);
  347. rx_data = ks8842_read16(adapter, 16, REG_RXMIR) & 0x1fff;
  348. }
  349. }
  350. void ks8842_handle_tx(struct net_device *netdev, struct ks8842_adapter *adapter)
  351. {
  352. u16 sr = ks8842_read16(adapter, 16, REG_TXSR);
  353. netdev_dbg(netdev, "%s - entry, sr: %x\n", __func__, sr);
  354. netdev->stats.tx_packets++;
  355. if (netif_queue_stopped(netdev))
  356. netif_wake_queue(netdev);
  357. }
  358. void ks8842_handle_rx_overrun(struct net_device *netdev,
  359. struct ks8842_adapter *adapter)
  360. {
  361. netdev_dbg(netdev, "%s: entry\n", __func__);
  362. netdev->stats.rx_errors++;
  363. netdev->stats.rx_fifo_errors++;
  364. }
  365. void ks8842_tasklet(unsigned long arg)
  366. {
  367. struct net_device *netdev = (struct net_device *)arg;
  368. struct ks8842_adapter *adapter = netdev_priv(netdev);
  369. u16 isr;
  370. unsigned long flags;
  371. u16 entry_bank;
  372. /* read current bank to be able to set it back */
  373. spin_lock_irqsave(&adapter->lock, flags);
  374. entry_bank = ioread16(adapter->hw_addr + REG_SELECT_BANK);
  375. spin_unlock_irqrestore(&adapter->lock, flags);
  376. isr = ks8842_read16(adapter, 18, REG_ISR);
  377. netdev_dbg(netdev, "%s - ISR: 0x%x\n", __func__, isr);
  378. /* Ack */
  379. ks8842_write16(adapter, 18, isr, REG_ISR);
  380. if (!netif_running(netdev))
  381. return;
  382. if (isr & IRQ_LINK_CHANGE)
  383. ks8842_update_link_status(netdev, adapter);
  384. if (isr & (IRQ_RX | IRQ_RX_ERROR))
  385. ks8842_handle_rx(netdev, adapter);
  386. if (isr & IRQ_TX)
  387. ks8842_handle_tx(netdev, adapter);
  388. if (isr & IRQ_RX_OVERRUN)
  389. ks8842_handle_rx_overrun(netdev, adapter);
  390. if (isr & IRQ_TX_STOPPED) {
  391. ks8842_disable_tx(adapter);
  392. ks8842_enable_tx(adapter);
  393. }
  394. if (isr & IRQ_RX_STOPPED) {
  395. ks8842_disable_rx(adapter);
  396. ks8842_enable_rx(adapter);
  397. }
  398. /* re-enable interrupts, put back the bank selection register */
  399. spin_lock_irqsave(&adapter->lock, flags);
  400. ks8842_write16(adapter, 18, ENABLED_IRQS, REG_IER);
  401. iowrite16(entry_bank, adapter->hw_addr + REG_SELECT_BANK);
  402. spin_unlock_irqrestore(&adapter->lock, flags);
  403. }
  404. static irqreturn_t ks8842_irq(int irq, void *devid)
  405. {
  406. struct net_device *netdev = devid;
  407. struct ks8842_adapter *adapter = netdev_priv(netdev);
  408. u16 isr;
  409. u16 entry_bank = ioread16(adapter->hw_addr + REG_SELECT_BANK);
  410. irqreturn_t ret = IRQ_NONE;
  411. isr = ks8842_read16(adapter, 18, REG_ISR);
  412. netdev_dbg(netdev, "%s - ISR: 0x%x\n", __func__, isr);
  413. if (isr) {
  414. /* disable IRQ */
  415. ks8842_write16(adapter, 18, 0x00, REG_IER);
  416. /* schedule tasklet */
  417. tasklet_schedule(&adapter->tasklet);
  418. ret = IRQ_HANDLED;
  419. }
  420. iowrite16(entry_bank, adapter->hw_addr + REG_SELECT_BANK);
  421. return ret;
  422. }
  423. /* Netdevice operations */
  424. static int ks8842_open(struct net_device *netdev)
  425. {
  426. struct ks8842_adapter *adapter = netdev_priv(netdev);
  427. int err;
  428. netdev_dbg(netdev, "%s - entry\n", __func__);
  429. /* reset the HW */
  430. ks8842_reset_hw(adapter);
  431. ks8842_write_mac_addr(adapter, netdev->dev_addr);
  432. ks8842_update_link_status(netdev, adapter);
  433. err = request_irq(adapter->irq, ks8842_irq, IRQF_SHARED, DRV_NAME,
  434. netdev);
  435. if (err) {
  436. pr_err("Failed to request IRQ: %d: %d\n", adapter->irq, err);
  437. return err;
  438. }
  439. return 0;
  440. }
  441. static int ks8842_close(struct net_device *netdev)
  442. {
  443. struct ks8842_adapter *adapter = netdev_priv(netdev);
  444. netdev_dbg(netdev, "%s - entry\n", __func__);
  445. /* free the irq */
  446. free_irq(adapter->irq, netdev);
  447. /* disable the switch */
  448. ks8842_write16(adapter, 32, 0x0, REG_SW_ID_AND_ENABLE);
  449. return 0;
  450. }
  451. static netdev_tx_t ks8842_xmit_frame(struct sk_buff *skb,
  452. struct net_device *netdev)
  453. {
  454. int ret;
  455. struct ks8842_adapter *adapter = netdev_priv(netdev);
  456. netdev_dbg(netdev, "%s: entry\n", __func__);
  457. ret = ks8842_tx_frame(skb, netdev);
  458. if (ks8842_tx_fifo_space(adapter) < netdev->mtu + 8)
  459. netif_stop_queue(netdev);
  460. return ret;
  461. }
  462. static int ks8842_set_mac(struct net_device *netdev, void *p)
  463. {
  464. struct ks8842_adapter *adapter = netdev_priv(netdev);
  465. struct sockaddr *addr = p;
  466. char *mac = (u8 *)addr->sa_data;
  467. netdev_dbg(netdev, "%s: entry\n", __func__);
  468. if (!is_valid_ether_addr(addr->sa_data))
  469. return -EADDRNOTAVAIL;
  470. memcpy(netdev->dev_addr, mac, netdev->addr_len);
  471. ks8842_write_mac_addr(adapter, mac);
  472. return 0;
  473. }
  474. static void ks8842_tx_timeout(struct net_device *netdev)
  475. {
  476. struct ks8842_adapter *adapter = netdev_priv(netdev);
  477. unsigned long flags;
  478. netdev_dbg(netdev, "%s: entry\n", __func__);
  479. spin_lock_irqsave(&adapter->lock, flags);
  480. /* disable interrupts */
  481. ks8842_write16(adapter, 18, 0, REG_IER);
  482. ks8842_write16(adapter, 18, 0xFFFF, REG_ISR);
  483. spin_unlock_irqrestore(&adapter->lock, flags);
  484. ks8842_reset_hw(adapter);
  485. ks8842_write_mac_addr(adapter, netdev->dev_addr);
  486. ks8842_update_link_status(netdev, adapter);
  487. }
  488. static const struct net_device_ops ks8842_netdev_ops = {
  489. .ndo_open = ks8842_open,
  490. .ndo_stop = ks8842_close,
  491. .ndo_start_xmit = ks8842_xmit_frame,
  492. .ndo_set_mac_address = ks8842_set_mac,
  493. .ndo_tx_timeout = ks8842_tx_timeout,
  494. .ndo_validate_addr = eth_validate_addr
  495. };
  496. static const struct ethtool_ops ks8842_ethtool_ops = {
  497. .get_link = ethtool_op_get_link,
  498. };
  499. static int __devinit ks8842_probe(struct platform_device *pdev)
  500. {
  501. int err = -ENOMEM;
  502. struct resource *iomem;
  503. struct net_device *netdev;
  504. struct ks8842_adapter *adapter;
  505. struct ks8842_platform_data *pdata = pdev->dev.platform_data;
  506. u16 id;
  507. unsigned i;
  508. iomem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  509. if (!request_mem_region(iomem->start, resource_size(iomem), DRV_NAME))
  510. goto err_mem_region;
  511. netdev = alloc_etherdev(sizeof(struct ks8842_adapter));
  512. if (!netdev)
  513. goto err_alloc_etherdev;
  514. SET_NETDEV_DEV(netdev, &pdev->dev);
  515. adapter = netdev_priv(netdev);
  516. adapter->hw_addr = ioremap(iomem->start, resource_size(iomem));
  517. if (!adapter->hw_addr)
  518. goto err_ioremap;
  519. adapter->irq = platform_get_irq(pdev, 0);
  520. if (adapter->irq < 0) {
  521. err = adapter->irq;
  522. goto err_get_irq;
  523. }
  524. tasklet_init(&adapter->tasklet, ks8842_tasklet, (unsigned long)netdev);
  525. spin_lock_init(&adapter->lock);
  526. netdev->netdev_ops = &ks8842_netdev_ops;
  527. netdev->ethtool_ops = &ks8842_ethtool_ops;
  528. /* Check if a mac address was given */
  529. i = netdev->addr_len;
  530. if (pdata) {
  531. for (i = 0; i < netdev->addr_len; i++)
  532. if (pdata->macaddr[i] != 0)
  533. break;
  534. if (i < netdev->addr_len)
  535. /* an address was passed, use it */
  536. memcpy(netdev->dev_addr, pdata->macaddr,
  537. netdev->addr_len);
  538. }
  539. if (i == netdev->addr_len) {
  540. ks8842_read_mac_addr(adapter, netdev->dev_addr);
  541. if (!is_valid_ether_addr(netdev->dev_addr))
  542. random_ether_addr(netdev->dev_addr);
  543. }
  544. id = ks8842_read16(adapter, 32, REG_SW_ID_AND_ENABLE);
  545. strcpy(netdev->name, "eth%d");
  546. err = register_netdev(netdev);
  547. if (err)
  548. goto err_register;
  549. platform_set_drvdata(pdev, netdev);
  550. pr_info("Found chip, family: 0x%x, id: 0x%x, rev: 0x%x\n",
  551. (id >> 8) & 0xff, (id >> 4) & 0xf, (id >> 1) & 0x7);
  552. return 0;
  553. err_register:
  554. err_get_irq:
  555. iounmap(adapter->hw_addr);
  556. err_ioremap:
  557. free_netdev(netdev);
  558. err_alloc_etherdev:
  559. release_mem_region(iomem->start, resource_size(iomem));
  560. err_mem_region:
  561. return err;
  562. }
  563. static int __devexit ks8842_remove(struct platform_device *pdev)
  564. {
  565. struct net_device *netdev = platform_get_drvdata(pdev);
  566. struct ks8842_adapter *adapter = netdev_priv(netdev);
  567. struct resource *iomem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  568. unregister_netdev(netdev);
  569. tasklet_kill(&adapter->tasklet);
  570. iounmap(adapter->hw_addr);
  571. free_netdev(netdev);
  572. release_mem_region(iomem->start, resource_size(iomem));
  573. platform_set_drvdata(pdev, NULL);
  574. return 0;
  575. }
  576. static struct platform_driver ks8842_platform_driver = {
  577. .driver = {
  578. .name = DRV_NAME,
  579. .owner = THIS_MODULE,
  580. },
  581. .probe = ks8842_probe,
  582. .remove = ks8842_remove,
  583. };
  584. static int __init ks8842_init(void)
  585. {
  586. return platform_driver_register(&ks8842_platform_driver);
  587. }
  588. static void __exit ks8842_exit(void)
  589. {
  590. platform_driver_unregister(&ks8842_platform_driver);
  591. }
  592. module_init(ks8842_init);
  593. module_exit(ks8842_exit);
  594. MODULE_DESCRIPTION("Timberdale KS8842 ethernet driver");
  595. MODULE_AUTHOR("Mocean Laboratories <info@mocean-labs.com>");
  596. MODULE_LICENSE("GPL v2");
  597. MODULE_ALIAS("platform:ks8842");