fsl_soc.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478
  1. /*
  2. * FSL SoC setup code
  3. *
  4. * Maintained by Kumar Gala (see MAINTAINERS for contact information)
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. #include <linux/stddef.h>
  12. #include <linux/kernel.h>
  13. #include <linux/init.h>
  14. #include <linux/errno.h>
  15. #include <linux/major.h>
  16. #include <linux/delay.h>
  17. #include <linux/irq.h>
  18. #include <linux/module.h>
  19. #include <linux/device.h>
  20. #include <linux/platform_device.h>
  21. #include <linux/fsl_devices.h>
  22. #include <asm/system.h>
  23. #include <asm/atomic.h>
  24. #include <asm/io.h>
  25. #include <asm/irq.h>
  26. #include <asm/prom.h>
  27. #include <sysdev/fsl_soc.h>
  28. #include <mm/mmu_decl.h>
  29. static phys_addr_t immrbase = -1;
  30. phys_addr_t get_immrbase(void)
  31. {
  32. struct device_node *soc;
  33. if (immrbase != -1)
  34. return immrbase;
  35. soc = of_find_node_by_type(NULL, "soc");
  36. if (soc) {
  37. unsigned int size;
  38. void *prop = get_property(soc, "reg", &size);
  39. immrbase = of_translate_address(soc, prop);
  40. of_node_put(soc);
  41. };
  42. return immrbase;
  43. }
  44. EXPORT_SYMBOL(get_immrbase);
  45. static int __init gfar_mdio_of_init(void)
  46. {
  47. struct device_node *np;
  48. unsigned int i;
  49. struct platform_device *mdio_dev;
  50. struct resource res;
  51. int ret;
  52. for (np = NULL, i = 0;
  53. (np = of_find_compatible_node(np, "mdio", "gianfar")) != NULL;
  54. i++) {
  55. int k;
  56. struct device_node *child = NULL;
  57. struct gianfar_mdio_data mdio_data;
  58. memset(&res, 0, sizeof(res));
  59. memset(&mdio_data, 0, sizeof(mdio_data));
  60. ret = of_address_to_resource(np, 0, &res);
  61. if (ret)
  62. goto err;
  63. mdio_dev =
  64. platform_device_register_simple("fsl-gianfar_mdio",
  65. res.start, &res, 1);
  66. if (IS_ERR(mdio_dev)) {
  67. ret = PTR_ERR(mdio_dev);
  68. goto err;
  69. }
  70. for (k = 0; k < 32; k++)
  71. mdio_data.irq[k] = -1;
  72. while ((child = of_get_next_child(np, child)) != NULL) {
  73. if (child->n_intrs) {
  74. u32 *id =
  75. (u32 *) get_property(child, "reg", NULL);
  76. mdio_data.irq[*id] = child->intrs[0].line;
  77. }
  78. }
  79. ret =
  80. platform_device_add_data(mdio_dev, &mdio_data,
  81. sizeof(struct gianfar_mdio_data));
  82. if (ret)
  83. goto unreg;
  84. }
  85. return 0;
  86. unreg:
  87. platform_device_unregister(mdio_dev);
  88. err:
  89. return ret;
  90. }
  91. arch_initcall(gfar_mdio_of_init);
  92. static const char *gfar_tx_intr = "tx";
  93. static const char *gfar_rx_intr = "rx";
  94. static const char *gfar_err_intr = "error";
  95. static int __init gfar_of_init(void)
  96. {
  97. struct device_node *np;
  98. unsigned int i;
  99. struct platform_device *gfar_dev;
  100. struct resource res;
  101. int ret;
  102. for (np = NULL, i = 0;
  103. (np = of_find_compatible_node(np, "network", "gianfar")) != NULL;
  104. i++) {
  105. struct resource r[4];
  106. struct device_node *phy, *mdio;
  107. struct gianfar_platform_data gfar_data;
  108. unsigned int *id;
  109. char *model;
  110. void *mac_addr;
  111. phandle *ph;
  112. memset(r, 0, sizeof(r));
  113. memset(&gfar_data, 0, sizeof(gfar_data));
  114. ret = of_address_to_resource(np, 0, &r[0]);
  115. if (ret)
  116. goto err;
  117. r[1].start = np->intrs[0].line;
  118. r[1].end = np->intrs[0].line;
  119. r[1].flags = IORESOURCE_IRQ;
  120. model = get_property(np, "model", NULL);
  121. /* If we aren't the FEC we have multiple interrupts */
  122. if (model && strcasecmp(model, "FEC")) {
  123. r[1].name = gfar_tx_intr;
  124. r[2].name = gfar_rx_intr;
  125. r[2].start = np->intrs[1].line;
  126. r[2].end = np->intrs[1].line;
  127. r[2].flags = IORESOURCE_IRQ;
  128. r[3].name = gfar_err_intr;
  129. r[3].start = np->intrs[2].line;
  130. r[3].end = np->intrs[2].line;
  131. r[3].flags = IORESOURCE_IRQ;
  132. }
  133. gfar_dev =
  134. platform_device_register_simple("fsl-gianfar", i, &r[0],
  135. np->n_intrs + 1);
  136. if (IS_ERR(gfar_dev)) {
  137. ret = PTR_ERR(gfar_dev);
  138. goto err;
  139. }
  140. mac_addr = get_property(np, "address", NULL);
  141. memcpy(gfar_data.mac_addr, mac_addr, 6);
  142. if (model && !strcasecmp(model, "TSEC"))
  143. gfar_data.device_flags =
  144. FSL_GIANFAR_DEV_HAS_GIGABIT |
  145. FSL_GIANFAR_DEV_HAS_COALESCE |
  146. FSL_GIANFAR_DEV_HAS_RMON |
  147. FSL_GIANFAR_DEV_HAS_MULTI_INTR;
  148. if (model && !strcasecmp(model, "eTSEC"))
  149. gfar_data.device_flags =
  150. FSL_GIANFAR_DEV_HAS_GIGABIT |
  151. FSL_GIANFAR_DEV_HAS_COALESCE |
  152. FSL_GIANFAR_DEV_HAS_RMON |
  153. FSL_GIANFAR_DEV_HAS_MULTI_INTR |
  154. FSL_GIANFAR_DEV_HAS_CSUM |
  155. FSL_GIANFAR_DEV_HAS_VLAN |
  156. FSL_GIANFAR_DEV_HAS_EXTENDED_HASH;
  157. ph = (phandle *) get_property(np, "phy-handle", NULL);
  158. phy = of_find_node_by_phandle(*ph);
  159. if (phy == NULL) {
  160. ret = -ENODEV;
  161. goto unreg;
  162. }
  163. mdio = of_get_parent(phy);
  164. id = (u32 *) get_property(phy, "reg", NULL);
  165. ret = of_address_to_resource(mdio, 0, &res);
  166. if (ret) {
  167. of_node_put(phy);
  168. of_node_put(mdio);
  169. goto unreg;
  170. }
  171. gfar_data.phy_id = *id;
  172. gfar_data.bus_id = res.start;
  173. of_node_put(phy);
  174. of_node_put(mdio);
  175. ret =
  176. platform_device_add_data(gfar_dev, &gfar_data,
  177. sizeof(struct
  178. gianfar_platform_data));
  179. if (ret)
  180. goto unreg;
  181. }
  182. return 0;
  183. unreg:
  184. platform_device_unregister(gfar_dev);
  185. err:
  186. return ret;
  187. }
  188. arch_initcall(gfar_of_init);
  189. static int __init fsl_i2c_of_init(void)
  190. {
  191. struct device_node *np;
  192. unsigned int i;
  193. struct platform_device *i2c_dev;
  194. int ret;
  195. for (np = NULL, i = 0;
  196. (np = of_find_compatible_node(np, "i2c", "fsl-i2c")) != NULL;
  197. i++) {
  198. struct resource r[2];
  199. struct fsl_i2c_platform_data i2c_data;
  200. unsigned char *flags = NULL;
  201. memset(&r, 0, sizeof(r));
  202. memset(&i2c_data, 0, sizeof(i2c_data));
  203. ret = of_address_to_resource(np, 0, &r[0]);
  204. if (ret)
  205. goto err;
  206. r[1].start = np->intrs[0].line;
  207. r[1].end = np->intrs[0].line;
  208. r[1].flags = IORESOURCE_IRQ;
  209. i2c_dev = platform_device_register_simple("fsl-i2c", i, r, 2);
  210. if (IS_ERR(i2c_dev)) {
  211. ret = PTR_ERR(i2c_dev);
  212. goto err;
  213. }
  214. i2c_data.device_flags = 0;
  215. flags = get_property(np, "dfsrr", NULL);
  216. if (flags)
  217. i2c_data.device_flags |= FSL_I2C_DEV_SEPARATE_DFSRR;
  218. flags = get_property(np, "fsl5200-clocking", NULL);
  219. if (flags)
  220. i2c_data.device_flags |= FSL_I2C_DEV_CLOCK_5200;
  221. ret =
  222. platform_device_add_data(i2c_dev, &i2c_data,
  223. sizeof(struct
  224. fsl_i2c_platform_data));
  225. if (ret)
  226. goto unreg;
  227. }
  228. return 0;
  229. unreg:
  230. platform_device_unregister(i2c_dev);
  231. err:
  232. return ret;
  233. }
  234. arch_initcall(fsl_i2c_of_init);
  235. #ifdef CONFIG_PPC_83xx
  236. static int __init mpc83xx_wdt_init(void)
  237. {
  238. struct resource r;
  239. struct device_node *soc, *np;
  240. struct platform_device *dev;
  241. unsigned int *freq;
  242. int ret;
  243. np = of_find_compatible_node(NULL, "watchdog", "mpc83xx_wdt");
  244. if (!np) {
  245. ret = -ENODEV;
  246. goto nodev;
  247. }
  248. soc = of_find_node_by_type(NULL, "soc");
  249. if (!soc) {
  250. ret = -ENODEV;
  251. goto nosoc;
  252. }
  253. freq = (unsigned int *)get_property(soc, "bus-frequency", NULL);
  254. if (!freq) {
  255. ret = -ENODEV;
  256. goto err;
  257. }
  258. memset(&r, 0, sizeof(r));
  259. ret = of_address_to_resource(np, 0, &r);
  260. if (ret)
  261. goto err;
  262. dev = platform_device_register_simple("mpc83xx_wdt", 0, &r, 1);
  263. if (IS_ERR(dev)) {
  264. ret = PTR_ERR(dev);
  265. goto err;
  266. }
  267. ret = platform_device_add_data(dev, freq, sizeof(int));
  268. if (ret)
  269. goto unreg;
  270. of_node_put(soc);
  271. of_node_put(np);
  272. return 0;
  273. unreg:
  274. platform_device_unregister(dev);
  275. err:
  276. of_node_put(soc);
  277. nosoc:
  278. of_node_put(np);
  279. nodev:
  280. return ret;
  281. }
  282. arch_initcall(mpc83xx_wdt_init);
  283. #endif
  284. static enum fsl_usb2_phy_modes determine_usb_phy(char * phy_type)
  285. {
  286. if (!phy_type)
  287. return FSL_USB2_PHY_NONE;
  288. if (!strcasecmp(phy_type, "ulpi"))
  289. return FSL_USB2_PHY_ULPI;
  290. if (!strcasecmp(phy_type, "utmi"))
  291. return FSL_USB2_PHY_UTMI;
  292. if (!strcasecmp(phy_type, "utmi_wide"))
  293. return FSL_USB2_PHY_UTMI_WIDE;
  294. if (!strcasecmp(phy_type, "serial"))
  295. return FSL_USB2_PHY_SERIAL;
  296. return FSL_USB2_PHY_NONE;
  297. }
  298. static int __init fsl_usb_of_init(void)
  299. {
  300. struct device_node *np;
  301. unsigned int i;
  302. struct platform_device *usb_dev_mph = NULL, *usb_dev_dr = NULL;
  303. int ret;
  304. for (np = NULL, i = 0;
  305. (np = of_find_compatible_node(np, "usb", "fsl-usb2-mph")) != NULL;
  306. i++) {
  307. struct resource r[2];
  308. struct fsl_usb2_platform_data usb_data;
  309. unsigned char *prop = NULL;
  310. memset(&r, 0, sizeof(r));
  311. memset(&usb_data, 0, sizeof(usb_data));
  312. ret = of_address_to_resource(np, 0, &r[0]);
  313. if (ret)
  314. goto err;
  315. r[1].start = np->intrs[0].line;
  316. r[1].end = np->intrs[0].line;
  317. r[1].flags = IORESOURCE_IRQ;
  318. usb_dev_mph =
  319. platform_device_register_simple("fsl-ehci", i, r, 2);
  320. if (IS_ERR(usb_dev_mph)) {
  321. ret = PTR_ERR(usb_dev_mph);
  322. goto err;
  323. }
  324. usb_dev_mph->dev.coherent_dma_mask = 0xffffffffUL;
  325. usb_dev_mph->dev.dma_mask = &usb_dev_mph->dev.coherent_dma_mask;
  326. usb_data.operating_mode = FSL_USB2_MPH_HOST;
  327. prop = get_property(np, "port0", NULL);
  328. if (prop)
  329. usb_data.port_enables |= FSL_USB2_PORT0_ENABLED;
  330. prop = get_property(np, "port1", NULL);
  331. if (prop)
  332. usb_data.port_enables |= FSL_USB2_PORT1_ENABLED;
  333. prop = get_property(np, "phy_type", NULL);
  334. usb_data.phy_mode = determine_usb_phy(prop);
  335. ret =
  336. platform_device_add_data(usb_dev_mph, &usb_data,
  337. sizeof(struct
  338. fsl_usb2_platform_data));
  339. if (ret)
  340. goto unreg_mph;
  341. }
  342. for (np = NULL;
  343. (np = of_find_compatible_node(np, "usb", "fsl-usb2-dr")) != NULL;
  344. i++) {
  345. struct resource r[2];
  346. struct fsl_usb2_platform_data usb_data;
  347. unsigned char *prop = NULL;
  348. memset(&r, 0, sizeof(r));
  349. memset(&usb_data, 0, sizeof(usb_data));
  350. ret = of_address_to_resource(np, 0, &r[0]);
  351. if (ret)
  352. goto unreg_mph;
  353. r[1].start = np->intrs[0].line;
  354. r[1].end = np->intrs[0].line;
  355. r[1].flags = IORESOURCE_IRQ;
  356. usb_dev_dr =
  357. platform_device_register_simple("fsl-ehci", i, r, 2);
  358. if (IS_ERR(usb_dev_dr)) {
  359. ret = PTR_ERR(usb_dev_dr);
  360. goto err;
  361. }
  362. usb_dev_dr->dev.coherent_dma_mask = 0xffffffffUL;
  363. usb_dev_dr->dev.dma_mask = &usb_dev_dr->dev.coherent_dma_mask;
  364. usb_data.operating_mode = FSL_USB2_DR_HOST;
  365. prop = get_property(np, "phy_type", NULL);
  366. usb_data.phy_mode = determine_usb_phy(prop);
  367. ret =
  368. platform_device_add_data(usb_dev_dr, &usb_data,
  369. sizeof(struct
  370. fsl_usb2_platform_data));
  371. if (ret)
  372. goto unreg_dr;
  373. }
  374. return 0;
  375. unreg_dr:
  376. if (usb_dev_dr)
  377. platform_device_unregister(usb_dev_dr);
  378. unreg_mph:
  379. if (usb_dev_mph)
  380. platform_device_unregister(usb_dev_mph);
  381. err:
  382. return ret;
  383. }
  384. arch_initcall(fsl_usb_of_init);