corgi_ssp.c 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270
  1. /*
  2. * SSP control code for Sharp Corgi devices
  3. *
  4. * Copyright (c) 2004-2005 Richard Purdie
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/kernel.h>
  14. #include <linux/sched.h>
  15. #include <linux/slab.h>
  16. #include <linux/delay.h>
  17. #include <linux/platform_device.h>
  18. #include <asm/hardware.h>
  19. #include <asm/mach-types.h>
  20. #include <asm/arch/ssp.h>
  21. #include <asm/arch/pxa-regs.h>
  22. #include "sharpsl.h"
  23. static DEFINE_SPINLOCK(corgi_ssp_lock);
  24. static struct ssp_dev corgi_ssp_dev;
  25. static struct ssp_state corgi_ssp_state;
  26. static struct corgissp_machinfo *ssp_machinfo;
  27. /*
  28. * There are three devices connected to the SSP interface:
  29. * 1. A touchscreen controller (TI ADS7846 compatible)
  30. * 2. An LCD contoller (with some Backlight functionality)
  31. * 3. A battery moinitoring IC (Maxim MAX1111)
  32. *
  33. * Each device uses a different speed/mode of communication.
  34. *
  35. * The touchscreen is very sensitive and the most frequently used
  36. * so the port is left configured for this.
  37. *
  38. * Devices are selected using Chip Selects on GPIOs.
  39. */
  40. /*
  41. * ADS7846 Routines
  42. */
  43. unsigned long corgi_ssp_ads7846_putget(ulong data)
  44. {
  45. unsigned long ret,flag;
  46. spin_lock_irqsave(&corgi_ssp_lock, flag);
  47. if (ssp_machinfo->cs_ads7846 >= 0)
  48. GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  49. ssp_write_word(&corgi_ssp_dev,data);
  50. ret = ssp_read_word(&corgi_ssp_dev);
  51. if (ssp_machinfo->cs_ads7846 >= 0)
  52. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  53. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  54. return ret;
  55. }
  56. /*
  57. * NOTE: These functions should always be called in interrupt context
  58. * and use the _lock and _unlock functions. They are very time sensitive.
  59. */
  60. void corgi_ssp_ads7846_lock(void)
  61. {
  62. spin_lock(&corgi_ssp_lock);
  63. if (ssp_machinfo->cs_ads7846 >= 0)
  64. GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  65. }
  66. void corgi_ssp_ads7846_unlock(void)
  67. {
  68. if (ssp_machinfo->cs_ads7846 >= 0)
  69. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  70. spin_unlock(&corgi_ssp_lock);
  71. }
  72. void corgi_ssp_ads7846_put(ulong data)
  73. {
  74. ssp_write_word(&corgi_ssp_dev,data);
  75. }
  76. unsigned long corgi_ssp_ads7846_get(void)
  77. {
  78. return ssp_read_word(&corgi_ssp_dev);
  79. }
  80. EXPORT_SYMBOL(corgi_ssp_ads7846_putget);
  81. EXPORT_SYMBOL(corgi_ssp_ads7846_lock);
  82. EXPORT_SYMBOL(corgi_ssp_ads7846_unlock);
  83. EXPORT_SYMBOL(corgi_ssp_ads7846_put);
  84. EXPORT_SYMBOL(corgi_ssp_ads7846_get);
  85. /*
  86. * LCD/Backlight Routines
  87. */
  88. unsigned long corgi_ssp_dac_put(ulong data)
  89. {
  90. unsigned long flag, sscr1 = SSCR1_SPH;
  91. spin_lock_irqsave(&corgi_ssp_lock, flag);
  92. if (machine_is_spitz() || machine_is_akita() || machine_is_borzoi())
  93. sscr1 = 0;
  94. ssp_disable(&corgi_ssp_dev);
  95. ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), sscr1, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_lcdcon));
  96. ssp_enable(&corgi_ssp_dev);
  97. if (ssp_machinfo->cs_lcdcon >= 0)
  98. GPCR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
  99. ssp_write_word(&corgi_ssp_dev,data);
  100. /* Read null data back from device to prevent SSP overflow */
  101. ssp_read_word(&corgi_ssp_dev);
  102. if (ssp_machinfo->cs_lcdcon >= 0)
  103. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
  104. ssp_disable(&corgi_ssp_dev);
  105. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  106. ssp_enable(&corgi_ssp_dev);
  107. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  108. return 0;
  109. }
  110. void corgi_ssp_lcdtg_send(u8 adrs, u8 data)
  111. {
  112. corgi_ssp_dac_put(((adrs & 0x07) << 5) | (data & 0x1f));
  113. }
  114. void corgi_ssp_blduty_set(int duty)
  115. {
  116. corgi_ssp_lcdtg_send(0x02,duty);
  117. }
  118. EXPORT_SYMBOL(corgi_ssp_lcdtg_send);
  119. EXPORT_SYMBOL(corgi_ssp_blduty_set);
  120. /*
  121. * Max1111 Routines
  122. */
  123. int corgi_ssp_max1111_get(ulong data)
  124. {
  125. unsigned long flag;
  126. int voltage,voltage1,voltage2;
  127. spin_lock_irqsave(&corgi_ssp_lock, flag);
  128. if (ssp_machinfo->cs_max1111 >= 0)
  129. GPCR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
  130. ssp_disable(&corgi_ssp_dev);
  131. ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_max1111));
  132. ssp_enable(&corgi_ssp_dev);
  133. udelay(1);
  134. /* TB1/RB1 */
  135. ssp_write_word(&corgi_ssp_dev,data);
  136. ssp_read_word(&corgi_ssp_dev); /* null read */
  137. /* TB12/RB2 */
  138. ssp_write_word(&corgi_ssp_dev,0);
  139. voltage1=ssp_read_word(&corgi_ssp_dev);
  140. /* TB13/RB3*/
  141. ssp_write_word(&corgi_ssp_dev,0);
  142. voltage2=ssp_read_word(&corgi_ssp_dev);
  143. ssp_disable(&corgi_ssp_dev);
  144. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  145. ssp_enable(&corgi_ssp_dev);
  146. if (ssp_machinfo->cs_max1111 >= 0)
  147. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
  148. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  149. if (voltage1 & 0xc0 || voltage2 & 0x3f)
  150. voltage = -1;
  151. else
  152. voltage = ((voltage1 << 2) & 0xfc) | ((voltage2 >> 6) & 0x03);
  153. return voltage;
  154. }
  155. EXPORT_SYMBOL(corgi_ssp_max1111_get);
  156. /*
  157. * Support Routines
  158. */
  159. void __init corgi_ssp_set_machinfo(struct corgissp_machinfo *machinfo)
  160. {
  161. ssp_machinfo = machinfo;
  162. }
  163. static int __init corgi_ssp_probe(struct platform_device *dev)
  164. {
  165. int ret;
  166. /* Chip Select - Disable All */
  167. if (ssp_machinfo->cs_lcdcon >= 0)
  168. pxa_gpio_mode(ssp_machinfo->cs_lcdcon | GPIO_OUT | GPIO_DFLT_HIGH);
  169. if (ssp_machinfo->cs_max1111 >= 0)
  170. pxa_gpio_mode(ssp_machinfo->cs_max1111 | GPIO_OUT | GPIO_DFLT_HIGH);
  171. if (ssp_machinfo->cs_ads7846 >= 0)
  172. pxa_gpio_mode(ssp_machinfo->cs_ads7846 | GPIO_OUT | GPIO_DFLT_HIGH);
  173. ret = ssp_init(&corgi_ssp_dev, ssp_machinfo->port, 0);
  174. if (ret)
  175. printk(KERN_ERR "Unable to register SSP handler!\n");
  176. else {
  177. ssp_disable(&corgi_ssp_dev);
  178. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  179. ssp_enable(&corgi_ssp_dev);
  180. }
  181. return ret;
  182. }
  183. static int corgi_ssp_remove(struct platform_device *dev)
  184. {
  185. ssp_exit(&corgi_ssp_dev);
  186. return 0;
  187. }
  188. static int corgi_ssp_suspend(struct platform_device *dev, pm_message_t state)
  189. {
  190. ssp_flush(&corgi_ssp_dev);
  191. ssp_save_state(&corgi_ssp_dev,&corgi_ssp_state);
  192. return 0;
  193. }
  194. static int corgi_ssp_resume(struct platform_device *dev)
  195. {
  196. if (ssp_machinfo->cs_lcdcon >= 0)
  197. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon); /* High - Disable LCD Control/Timing Gen */
  198. if (ssp_machinfo->cs_max1111 >= 0)
  199. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111); /* High - Disable MAX1111*/
  200. if (ssp_machinfo->cs_ads7846 >= 0)
  201. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846); /* High - Disable ADS7846*/
  202. ssp_restore_state(&corgi_ssp_dev,&corgi_ssp_state);
  203. ssp_enable(&corgi_ssp_dev);
  204. return 0;
  205. }
  206. static struct platform_driver corgissp_driver = {
  207. .probe = corgi_ssp_probe,
  208. .remove = corgi_ssp_remove,
  209. .suspend = corgi_ssp_suspend,
  210. .resume = corgi_ssp_resume,
  211. .driver = {
  212. .name = "corgi-ssp",
  213. },
  214. };
  215. int __init corgi_ssp_init(void)
  216. {
  217. return platform_driver_register(&corgissp_driver);
  218. }
  219. arch_initcall(corgi_ssp_init);