be_main.c 52 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051
  1. /*
  2. * Copyright (C) 2005 - 2009 ServerEngines
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License version 2
  7. * as published by the Free Software Foundation. The full GNU General
  8. * Public License is included in this distribution in the file called COPYING.
  9. *
  10. * Contact Information:
  11. * linux-drivers@serverengines.com
  12. *
  13. * ServerEngines
  14. * 209 N. Fair Oaks Ave
  15. * Sunnyvale, CA 94085
  16. */
  17. #include "be.h"
  18. #include <asm/div64.h>
  19. MODULE_VERSION(DRV_VER);
  20. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  21. MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
  22. MODULE_AUTHOR("ServerEngines Corporation");
  23. MODULE_LICENSE("GPL");
  24. static unsigned int rx_frag_size = 2048;
  25. module_param(rx_frag_size, uint, S_IRUGO);
  26. MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
  27. static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
  28. { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
  29. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
  30. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
  31. { 0 }
  32. };
  33. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  34. static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
  35. {
  36. struct be_dma_mem *mem = &q->dma_mem;
  37. if (mem->va)
  38. pci_free_consistent(adapter->pdev, mem->size,
  39. mem->va, mem->dma);
  40. }
  41. static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
  42. u16 len, u16 entry_size)
  43. {
  44. struct be_dma_mem *mem = &q->dma_mem;
  45. memset(q, 0, sizeof(*q));
  46. q->len = len;
  47. q->entry_size = entry_size;
  48. mem->size = len * entry_size;
  49. mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
  50. if (!mem->va)
  51. return -1;
  52. memset(mem->va, 0, mem->size);
  53. return 0;
  54. }
  55. static void be_intr_set(struct be_ctrl_info *ctrl, bool enable)
  56. {
  57. u8 __iomem *addr = ctrl->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
  58. u32 reg = ioread32(addr);
  59. u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  60. if (!enabled && enable) {
  61. reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  62. } else if (enabled && !enable) {
  63. reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  64. } else {
  65. printk(KERN_WARNING DRV_NAME
  66. ": bad value in membar_int_ctrl reg=0x%x\n", reg);
  67. return;
  68. }
  69. iowrite32(reg, addr);
  70. }
  71. static void be_rxq_notify(struct be_ctrl_info *ctrl, u16 qid, u16 posted)
  72. {
  73. u32 val = 0;
  74. val |= qid & DB_RQ_RING_ID_MASK;
  75. val |= posted << DB_RQ_NUM_POSTED_SHIFT;
  76. iowrite32(val, ctrl->db + DB_RQ_OFFSET);
  77. }
  78. static void be_txq_notify(struct be_ctrl_info *ctrl, u16 qid, u16 posted)
  79. {
  80. u32 val = 0;
  81. val |= qid & DB_TXULP_RING_ID_MASK;
  82. val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
  83. iowrite32(val, ctrl->db + DB_TXULP1_OFFSET);
  84. }
  85. static void be_eq_notify(struct be_ctrl_info *ctrl, u16 qid,
  86. bool arm, bool clear_int, u16 num_popped)
  87. {
  88. u32 val = 0;
  89. val |= qid & DB_EQ_RING_ID_MASK;
  90. if (arm)
  91. val |= 1 << DB_EQ_REARM_SHIFT;
  92. if (clear_int)
  93. val |= 1 << DB_EQ_CLR_SHIFT;
  94. val |= 1 << DB_EQ_EVNT_SHIFT;
  95. val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
  96. iowrite32(val, ctrl->db + DB_EQ_OFFSET);
  97. }
  98. void be_cq_notify(struct be_ctrl_info *ctrl, u16 qid,
  99. bool arm, u16 num_popped)
  100. {
  101. u32 val = 0;
  102. val |= qid & DB_CQ_RING_ID_MASK;
  103. if (arm)
  104. val |= 1 << DB_CQ_REARM_SHIFT;
  105. val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
  106. iowrite32(val, ctrl->db + DB_CQ_OFFSET);
  107. }
  108. static int be_mac_addr_set(struct net_device *netdev, void *p)
  109. {
  110. struct be_adapter *adapter = netdev_priv(netdev);
  111. struct sockaddr *addr = p;
  112. int status = 0;
  113. if (netif_running(netdev)) {
  114. status = be_cmd_pmac_del(&adapter->ctrl, adapter->if_handle,
  115. adapter->pmac_id);
  116. if (status)
  117. return status;
  118. status = be_cmd_pmac_add(&adapter->ctrl, (u8 *)addr->sa_data,
  119. adapter->if_handle, &adapter->pmac_id);
  120. }
  121. if (!status)
  122. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  123. return status;
  124. }
  125. static void netdev_stats_update(struct be_adapter *adapter)
  126. {
  127. struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
  128. struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
  129. struct be_port_rxf_stats *port_stats =
  130. &rxf_stats->port[adapter->port_num];
  131. struct net_device_stats *dev_stats = &adapter->stats.net_stats;
  132. struct be_erx_stats *erx_stats = &hw_stats->erx;
  133. dev_stats->rx_packets = port_stats->rx_total_frames;
  134. dev_stats->tx_packets = port_stats->tx_unicastframes +
  135. port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
  136. dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
  137. (u64) port_stats->rx_bytes_lsd;
  138. dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
  139. (u64) port_stats->tx_bytes_lsd;
  140. /* bad pkts received */
  141. dev_stats->rx_errors = port_stats->rx_crc_errors +
  142. port_stats->rx_alignment_symbol_errors +
  143. port_stats->rx_in_range_errors +
  144. port_stats->rx_out_range_errors +
  145. port_stats->rx_frame_too_long +
  146. port_stats->rx_dropped_too_small +
  147. port_stats->rx_dropped_too_short +
  148. port_stats->rx_dropped_header_too_small +
  149. port_stats->rx_dropped_tcp_length +
  150. port_stats->rx_dropped_runt +
  151. port_stats->rx_tcp_checksum_errs +
  152. port_stats->rx_ip_checksum_errs +
  153. port_stats->rx_udp_checksum_errs;
  154. /* no space in linux buffers: best possible approximation */
  155. dev_stats->rx_dropped = erx_stats->rx_drops_no_fragments[0];
  156. /* detailed rx errors */
  157. dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
  158. port_stats->rx_out_range_errors +
  159. port_stats->rx_frame_too_long;
  160. /* receive ring buffer overflow */
  161. dev_stats->rx_over_errors = 0;
  162. dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
  163. /* frame alignment errors */
  164. dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
  165. /* receiver fifo overrun */
  166. /* drops_no_pbuf is no per i/f, it's per BE card */
  167. dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
  168. port_stats->rx_input_fifo_overflow +
  169. rxf_stats->rx_drops_no_pbuf;
  170. /* receiver missed packetd */
  171. dev_stats->rx_missed_errors = 0;
  172. /* packet transmit problems */
  173. dev_stats->tx_errors = 0;
  174. /* no space available in linux */
  175. dev_stats->tx_dropped = 0;
  176. dev_stats->multicast = port_stats->tx_multicastframes;
  177. dev_stats->collisions = 0;
  178. /* detailed tx_errors */
  179. dev_stats->tx_aborted_errors = 0;
  180. dev_stats->tx_carrier_errors = 0;
  181. dev_stats->tx_fifo_errors = 0;
  182. dev_stats->tx_heartbeat_errors = 0;
  183. dev_stats->tx_window_errors = 0;
  184. }
  185. void be_link_status_update(void *ctxt, bool link_up)
  186. {
  187. struct be_adapter *adapter = ctxt;
  188. struct net_device *netdev = adapter->netdev;
  189. /* If link came up or went down */
  190. if (adapter->link_up != link_up) {
  191. if (link_up) {
  192. netif_start_queue(netdev);
  193. netif_carrier_on(netdev);
  194. printk(KERN_INFO "%s: Link up\n", netdev->name);
  195. } else {
  196. netif_stop_queue(netdev);
  197. netif_carrier_off(netdev);
  198. printk(KERN_INFO "%s: Link down\n", netdev->name);
  199. }
  200. adapter->link_up = link_up;
  201. }
  202. }
  203. /* Update the EQ delay n BE based on the RX frags consumed / sec */
  204. static void be_rx_eqd_update(struct be_adapter *adapter)
  205. {
  206. struct be_ctrl_info *ctrl = &adapter->ctrl;
  207. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  208. struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
  209. ulong now = jiffies;
  210. u32 eqd;
  211. if (!rx_eq->enable_aic)
  212. return;
  213. /* Wrapped around */
  214. if (time_before(now, stats->rx_fps_jiffies)) {
  215. stats->rx_fps_jiffies = now;
  216. return;
  217. }
  218. /* Update once a second */
  219. if ((now - stats->rx_fps_jiffies) < HZ)
  220. return;
  221. stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
  222. ((now - stats->rx_fps_jiffies) / HZ);
  223. stats->rx_fps_jiffies = now;
  224. stats->be_prev_rx_frags = stats->be_rx_frags;
  225. eqd = stats->be_rx_fps / 110000;
  226. eqd = eqd << 3;
  227. if (eqd > rx_eq->max_eqd)
  228. eqd = rx_eq->max_eqd;
  229. if (eqd < rx_eq->min_eqd)
  230. eqd = rx_eq->min_eqd;
  231. if (eqd < 10)
  232. eqd = 0;
  233. if (eqd != rx_eq->cur_eqd)
  234. be_cmd_modify_eqd(ctrl, rx_eq->q.id, eqd);
  235. rx_eq->cur_eqd = eqd;
  236. }
  237. static struct net_device_stats *be_get_stats(struct net_device *dev)
  238. {
  239. struct be_adapter *adapter = netdev_priv(dev);
  240. return &adapter->stats.net_stats;
  241. }
  242. static u32 be_calc_rate(u64 bytes, unsigned long ticks)
  243. {
  244. u64 rate = bytes;
  245. do_div(rate, ticks / HZ);
  246. rate <<= 3; /* bytes/sec -> bits/sec */
  247. do_div(rate, 1000000ul); /* MB/Sec */
  248. return rate;
  249. }
  250. static void be_tx_rate_update(struct be_adapter *adapter)
  251. {
  252. struct be_drvr_stats *stats = drvr_stats(adapter);
  253. ulong now = jiffies;
  254. /* Wrapped around? */
  255. if (time_before(now, stats->be_tx_jiffies)) {
  256. stats->be_tx_jiffies = now;
  257. return;
  258. }
  259. /* Update tx rate once in two seconds */
  260. if ((now - stats->be_tx_jiffies) > 2 * HZ) {
  261. stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
  262. - stats->be_tx_bytes_prev,
  263. now - stats->be_tx_jiffies);
  264. stats->be_tx_jiffies = now;
  265. stats->be_tx_bytes_prev = stats->be_tx_bytes;
  266. }
  267. }
  268. static void be_tx_stats_update(struct be_adapter *adapter,
  269. u32 wrb_cnt, u32 copied, bool stopped)
  270. {
  271. struct be_drvr_stats *stats = drvr_stats(adapter);
  272. stats->be_tx_reqs++;
  273. stats->be_tx_wrbs += wrb_cnt;
  274. stats->be_tx_bytes += copied;
  275. if (stopped)
  276. stats->be_tx_stops++;
  277. }
  278. /* Determine number of WRB entries needed to xmit data in an skb */
  279. static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
  280. {
  281. int cnt = (skb->len > skb->data_len);
  282. cnt += skb_shinfo(skb)->nr_frags;
  283. /* to account for hdr wrb */
  284. cnt++;
  285. if (cnt & 1) {
  286. /* add a dummy to make it an even num */
  287. cnt++;
  288. *dummy = true;
  289. } else
  290. *dummy = false;
  291. BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
  292. return cnt;
  293. }
  294. static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
  295. {
  296. wrb->frag_pa_hi = upper_32_bits(addr);
  297. wrb->frag_pa_lo = addr & 0xFFFFFFFF;
  298. wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
  299. }
  300. static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
  301. bool vlan, u32 wrb_cnt, u32 len)
  302. {
  303. memset(hdr, 0, sizeof(*hdr));
  304. AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
  305. if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
  306. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
  307. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
  308. hdr, skb_shinfo(skb)->gso_size);
  309. } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
  310. if (is_tcp_pkt(skb))
  311. AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
  312. else if (is_udp_pkt(skb))
  313. AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
  314. }
  315. if (vlan && vlan_tx_tag_present(skb)) {
  316. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
  317. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
  318. hdr, vlan_tx_tag_get(skb));
  319. }
  320. AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
  321. AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
  322. AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
  323. AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
  324. }
  325. static int make_tx_wrbs(struct be_adapter *adapter,
  326. struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
  327. {
  328. u64 busaddr;
  329. u32 i, copied = 0;
  330. struct pci_dev *pdev = adapter->pdev;
  331. struct sk_buff *first_skb = skb;
  332. struct be_queue_info *txq = &adapter->tx_obj.q;
  333. struct be_eth_wrb *wrb;
  334. struct be_eth_hdr_wrb *hdr;
  335. atomic_add(wrb_cnt, &txq->used);
  336. hdr = queue_head_node(txq);
  337. queue_head_inc(txq);
  338. if (skb->len > skb->data_len) {
  339. int len = skb->len - skb->data_len;
  340. busaddr = pci_map_single(pdev, skb->data, len,
  341. PCI_DMA_TODEVICE);
  342. wrb = queue_head_node(txq);
  343. wrb_fill(wrb, busaddr, len);
  344. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  345. queue_head_inc(txq);
  346. copied += len;
  347. }
  348. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  349. struct skb_frag_struct *frag =
  350. &skb_shinfo(skb)->frags[i];
  351. busaddr = pci_map_page(pdev, frag->page,
  352. frag->page_offset,
  353. frag->size, PCI_DMA_TODEVICE);
  354. wrb = queue_head_node(txq);
  355. wrb_fill(wrb, busaddr, frag->size);
  356. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  357. queue_head_inc(txq);
  358. copied += frag->size;
  359. }
  360. if (dummy_wrb) {
  361. wrb = queue_head_node(txq);
  362. wrb_fill(wrb, 0, 0);
  363. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  364. queue_head_inc(txq);
  365. }
  366. wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
  367. wrb_cnt, copied);
  368. be_dws_cpu_to_le(hdr, sizeof(*hdr));
  369. return copied;
  370. }
  371. static int be_xmit(struct sk_buff *skb, struct net_device *netdev)
  372. {
  373. struct be_adapter *adapter = netdev_priv(netdev);
  374. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  375. struct be_queue_info *txq = &tx_obj->q;
  376. u32 wrb_cnt = 0, copied = 0;
  377. u32 start = txq->head;
  378. bool dummy_wrb, stopped = false;
  379. wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
  380. copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
  381. /* record the sent skb in the sent_skb table */
  382. BUG_ON(tx_obj->sent_skb_list[start]);
  383. tx_obj->sent_skb_list[start] = skb;
  384. /* Ensure that txq has space for the next skb; Else stop the queue
  385. * *BEFORE* ringing the tx doorbell, so that we serialze the
  386. * tx compls of the current transmit which'll wake up the queue
  387. */
  388. if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >= txq->len) {
  389. netif_stop_queue(netdev);
  390. stopped = true;
  391. }
  392. be_txq_notify(&adapter->ctrl, txq->id, wrb_cnt);
  393. be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
  394. return NETDEV_TX_OK;
  395. }
  396. static int be_change_mtu(struct net_device *netdev, int new_mtu)
  397. {
  398. struct be_adapter *adapter = netdev_priv(netdev);
  399. if (new_mtu < BE_MIN_MTU ||
  400. new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
  401. dev_info(&adapter->pdev->dev,
  402. "MTU must be between %d and %d bytes\n",
  403. BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
  404. return -EINVAL;
  405. }
  406. dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
  407. netdev->mtu, new_mtu);
  408. netdev->mtu = new_mtu;
  409. return 0;
  410. }
  411. /*
  412. * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
  413. * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
  414. * set the BE in promiscuous VLAN mode.
  415. */
  416. static void be_vid_config(struct net_device *netdev)
  417. {
  418. struct be_adapter *adapter = netdev_priv(netdev);
  419. u16 vtag[BE_NUM_VLANS_SUPPORTED];
  420. u16 ntags = 0, i;
  421. if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
  422. /* Construct VLAN Table to give to HW */
  423. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  424. if (adapter->vlan_tag[i]) {
  425. vtag[ntags] = cpu_to_le16(i);
  426. ntags++;
  427. }
  428. }
  429. be_cmd_vlan_config(&adapter->ctrl, adapter->if_handle,
  430. vtag, ntags, 1, 0);
  431. } else {
  432. be_cmd_vlan_config(&adapter->ctrl, adapter->if_handle,
  433. NULL, 0, 1, 1);
  434. }
  435. }
  436. static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
  437. {
  438. struct be_adapter *adapter = netdev_priv(netdev);
  439. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  440. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  441. struct be_ctrl_info *ctrl = &adapter->ctrl;
  442. be_eq_notify(ctrl, rx_eq->q.id, false, false, 0);
  443. be_eq_notify(ctrl, tx_eq->q.id, false, false, 0);
  444. adapter->vlan_grp = grp;
  445. be_eq_notify(ctrl, rx_eq->q.id, true, false, 0);
  446. be_eq_notify(ctrl, tx_eq->q.id, true, false, 0);
  447. }
  448. static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
  449. {
  450. struct be_adapter *adapter = netdev_priv(netdev);
  451. adapter->num_vlans++;
  452. adapter->vlan_tag[vid] = 1;
  453. be_vid_config(netdev);
  454. }
  455. static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
  456. {
  457. struct be_adapter *adapter = netdev_priv(netdev);
  458. adapter->num_vlans--;
  459. adapter->vlan_tag[vid] = 0;
  460. vlan_group_set_device(adapter->vlan_grp, vid, NULL);
  461. be_vid_config(netdev);
  462. }
  463. static void be_set_multicast_list(struct net_device *netdev)
  464. {
  465. struct be_adapter *adapter = netdev_priv(netdev);
  466. struct be_ctrl_info *ctrl = &adapter->ctrl;
  467. if (netdev->flags & IFF_PROMISC) {
  468. be_cmd_promiscuous_config(ctrl, adapter->port_num, 1);
  469. adapter->promiscuous = true;
  470. goto done;
  471. }
  472. /* BE was previously in promiscous mode; disable it */
  473. if (adapter->promiscuous) {
  474. adapter->promiscuous = false;
  475. be_cmd_promiscuous_config(ctrl, adapter->port_num, 0);
  476. }
  477. if (netdev->flags & IFF_ALLMULTI) {
  478. be_cmd_multicast_set(ctrl, adapter->if_handle, NULL, 0);
  479. goto done;
  480. }
  481. be_cmd_multicast_set(ctrl, adapter->if_handle, netdev->mc_list,
  482. netdev->mc_count);
  483. done:
  484. return;
  485. }
  486. static void be_rx_rate_update(struct be_adapter *adapter)
  487. {
  488. struct be_drvr_stats *stats = drvr_stats(adapter);
  489. ulong now = jiffies;
  490. /* Wrapped around */
  491. if (time_before(now, stats->be_rx_jiffies)) {
  492. stats->be_rx_jiffies = now;
  493. return;
  494. }
  495. /* Update the rate once in two seconds */
  496. if ((now - stats->be_rx_jiffies) < 2 * HZ)
  497. return;
  498. stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
  499. - stats->be_rx_bytes_prev,
  500. now - stats->be_rx_jiffies);
  501. stats->be_rx_jiffies = now;
  502. stats->be_rx_bytes_prev = stats->be_rx_bytes;
  503. }
  504. static void be_rx_stats_update(struct be_adapter *adapter,
  505. u32 pktsize, u16 numfrags)
  506. {
  507. struct be_drvr_stats *stats = drvr_stats(adapter);
  508. stats->be_rx_compl++;
  509. stats->be_rx_frags += numfrags;
  510. stats->be_rx_bytes += pktsize;
  511. }
  512. static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
  513. {
  514. u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
  515. l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
  516. ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
  517. ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
  518. if (ip_version) {
  519. tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  520. udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
  521. }
  522. ipv6_chk = (ip_version && (tcpf || udpf));
  523. return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
  524. }
  525. static struct be_rx_page_info *
  526. get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
  527. {
  528. struct be_rx_page_info *rx_page_info;
  529. struct be_queue_info *rxq = &adapter->rx_obj.q;
  530. rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
  531. BUG_ON(!rx_page_info->page);
  532. if (rx_page_info->last_page_user)
  533. pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
  534. adapter->big_page_size, PCI_DMA_FROMDEVICE);
  535. atomic_dec(&rxq->used);
  536. return rx_page_info;
  537. }
  538. /* Throwaway the data in the Rx completion */
  539. static void be_rx_compl_discard(struct be_adapter *adapter,
  540. struct be_eth_rx_compl *rxcp)
  541. {
  542. struct be_queue_info *rxq = &adapter->rx_obj.q;
  543. struct be_rx_page_info *page_info;
  544. u16 rxq_idx, i, num_rcvd;
  545. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  546. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  547. for (i = 0; i < num_rcvd; i++) {
  548. page_info = get_rx_page_info(adapter, rxq_idx);
  549. put_page(page_info->page);
  550. memset(page_info, 0, sizeof(*page_info));
  551. index_inc(&rxq_idx, rxq->len);
  552. }
  553. }
  554. /*
  555. * skb_fill_rx_data forms a complete skb for an ether frame
  556. * indicated by rxcp.
  557. */
  558. static void skb_fill_rx_data(struct be_adapter *adapter,
  559. struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
  560. {
  561. struct be_queue_info *rxq = &adapter->rx_obj.q;
  562. struct be_rx_page_info *page_info;
  563. u16 rxq_idx, i, num_rcvd;
  564. u32 pktsize, hdr_len, curr_frag_len;
  565. u8 *start;
  566. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  567. pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  568. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  569. page_info = get_rx_page_info(adapter, rxq_idx);
  570. start = page_address(page_info->page) + page_info->page_offset;
  571. prefetch(start);
  572. /* Copy data in the first descriptor of this completion */
  573. curr_frag_len = min(pktsize, rx_frag_size);
  574. /* Copy the header portion into skb_data */
  575. hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
  576. memcpy(skb->data, start, hdr_len);
  577. skb->len = curr_frag_len;
  578. if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
  579. /* Complete packet has now been moved to data */
  580. put_page(page_info->page);
  581. skb->data_len = 0;
  582. skb->tail += curr_frag_len;
  583. } else {
  584. skb_shinfo(skb)->nr_frags = 1;
  585. skb_shinfo(skb)->frags[0].page = page_info->page;
  586. skb_shinfo(skb)->frags[0].page_offset =
  587. page_info->page_offset + hdr_len;
  588. skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
  589. skb->data_len = curr_frag_len - hdr_len;
  590. skb->tail += hdr_len;
  591. }
  592. memset(page_info, 0, sizeof(*page_info));
  593. if (pktsize <= rx_frag_size) {
  594. BUG_ON(num_rcvd != 1);
  595. goto done;
  596. }
  597. /* More frags present for this completion */
  598. pktsize -= curr_frag_len; /* account for above copied frag */
  599. for (i = 1; i < num_rcvd; i++) {
  600. index_inc(&rxq_idx, rxq->len);
  601. page_info = get_rx_page_info(adapter, rxq_idx);
  602. curr_frag_len = min(pktsize, rx_frag_size);
  603. skb_shinfo(skb)->frags[i].page = page_info->page;
  604. skb_shinfo(skb)->frags[i].page_offset = page_info->page_offset;
  605. skb_shinfo(skb)->frags[i].size = curr_frag_len;
  606. skb->len += curr_frag_len;
  607. skb->data_len += curr_frag_len;
  608. skb_shinfo(skb)->nr_frags++;
  609. pktsize -= curr_frag_len;
  610. memset(page_info, 0, sizeof(*page_info));
  611. }
  612. done:
  613. be_rx_stats_update(adapter, pktsize, num_rcvd);
  614. return;
  615. }
  616. /* Process the RX completion indicated by rxcp when LRO is disabled */
  617. static void be_rx_compl_process(struct be_adapter *adapter,
  618. struct be_eth_rx_compl *rxcp)
  619. {
  620. struct sk_buff *skb;
  621. u32 vtp, vid;
  622. vtp = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  623. skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
  624. if (!skb) {
  625. if (net_ratelimit())
  626. dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
  627. be_rx_compl_discard(adapter, rxcp);
  628. return;
  629. }
  630. skb_reserve(skb, NET_IP_ALIGN);
  631. skb_fill_rx_data(adapter, skb, rxcp);
  632. if (do_pkt_csum(rxcp, adapter->rx_csum))
  633. skb->ip_summed = CHECKSUM_NONE;
  634. else
  635. skb->ip_summed = CHECKSUM_UNNECESSARY;
  636. skb->truesize = skb->len + sizeof(struct sk_buff);
  637. skb->protocol = eth_type_trans(skb, adapter->netdev);
  638. skb->dev = adapter->netdev;
  639. if (vtp) {
  640. if (!adapter->vlan_grp || adapter->num_vlans == 0) {
  641. kfree_skb(skb);
  642. return;
  643. }
  644. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  645. vid = be16_to_cpu(vid);
  646. vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
  647. } else {
  648. netif_receive_skb(skb);
  649. }
  650. adapter->netdev->last_rx = jiffies;
  651. return;
  652. }
  653. /* Process the RX completion indicated by rxcp when LRO is enabled */
  654. static void be_rx_compl_process_lro(struct be_adapter *adapter,
  655. struct be_eth_rx_compl *rxcp)
  656. {
  657. struct be_rx_page_info *page_info;
  658. struct skb_frag_struct rx_frags[BE_MAX_FRAGS_PER_FRAME];
  659. struct be_queue_info *rxq = &adapter->rx_obj.q;
  660. u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
  661. u16 i, rxq_idx = 0, vid;
  662. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  663. pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  664. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  665. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  666. remaining = pkt_size;
  667. for (i = 0; i < num_rcvd; i++) {
  668. page_info = get_rx_page_info(adapter, rxq_idx);
  669. curr_frag_len = min(remaining, rx_frag_size);
  670. rx_frags[i].page = page_info->page;
  671. rx_frags[i].page_offset = page_info->page_offset;
  672. rx_frags[i].size = curr_frag_len;
  673. remaining -= curr_frag_len;
  674. index_inc(&rxq_idx, rxq->len);
  675. memset(page_info, 0, sizeof(*page_info));
  676. }
  677. if (likely(!vlanf)) {
  678. lro_receive_frags(&adapter->rx_obj.lro_mgr, rx_frags, pkt_size,
  679. pkt_size, NULL, 0);
  680. } else {
  681. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  682. vid = be16_to_cpu(vid);
  683. if (!adapter->vlan_grp || adapter->num_vlans == 0)
  684. return;
  685. lro_vlan_hwaccel_receive_frags(&adapter->rx_obj.lro_mgr,
  686. rx_frags, pkt_size, pkt_size, adapter->vlan_grp,
  687. vid, NULL, 0);
  688. }
  689. be_rx_stats_update(adapter, pkt_size, num_rcvd);
  690. return;
  691. }
  692. static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
  693. {
  694. struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
  695. if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
  696. return NULL;
  697. be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
  698. queue_tail_inc(&adapter->rx_obj.cq);
  699. return rxcp;
  700. }
  701. /* To reset the valid bit, we need to reset the whole word as
  702. * when walking the queue the valid entries are little-endian
  703. * and invalid entries are host endian
  704. */
  705. static inline void be_rx_compl_reset(struct be_eth_rx_compl *rxcp)
  706. {
  707. rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
  708. }
  709. static inline struct page *be_alloc_pages(u32 size)
  710. {
  711. gfp_t alloc_flags = GFP_ATOMIC;
  712. u32 order = get_order(size);
  713. if (order > 0)
  714. alloc_flags |= __GFP_COMP;
  715. return alloc_pages(alloc_flags, order);
  716. }
  717. /*
  718. * Allocate a page, split it to fragments of size rx_frag_size and post as
  719. * receive buffers to BE
  720. */
  721. static void be_post_rx_frags(struct be_adapter *adapter)
  722. {
  723. struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
  724. struct be_rx_page_info *page_info = NULL;
  725. struct be_queue_info *rxq = &adapter->rx_obj.q;
  726. struct page *pagep = NULL;
  727. struct be_eth_rx_d *rxd;
  728. u64 page_dmaaddr = 0, frag_dmaaddr;
  729. u32 posted, page_offset = 0;
  730. page_info = &page_info_tbl[rxq->head];
  731. for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
  732. if (!pagep) {
  733. pagep = be_alloc_pages(adapter->big_page_size);
  734. if (unlikely(!pagep)) {
  735. drvr_stats(adapter)->be_ethrx_post_fail++;
  736. break;
  737. }
  738. page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
  739. adapter->big_page_size,
  740. PCI_DMA_FROMDEVICE);
  741. page_info->page_offset = 0;
  742. } else {
  743. get_page(pagep);
  744. page_info->page_offset = page_offset + rx_frag_size;
  745. }
  746. page_offset = page_info->page_offset;
  747. page_info->page = pagep;
  748. pci_unmap_addr_set(page_info, bus, page_dmaaddr);
  749. frag_dmaaddr = page_dmaaddr + page_info->page_offset;
  750. rxd = queue_head_node(rxq);
  751. rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
  752. rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
  753. queue_head_inc(rxq);
  754. /* Any space left in the current big page for another frag? */
  755. if ((page_offset + rx_frag_size + rx_frag_size) >
  756. adapter->big_page_size) {
  757. pagep = NULL;
  758. page_info->last_page_user = true;
  759. }
  760. page_info = &page_info_tbl[rxq->head];
  761. }
  762. if (pagep)
  763. page_info->last_page_user = true;
  764. if (posted) {
  765. atomic_add(posted, &rxq->used);
  766. be_rxq_notify(&adapter->ctrl, rxq->id, posted);
  767. } else if (atomic_read(&rxq->used) == 0) {
  768. /* Let be_worker replenish when memory is available */
  769. adapter->rx_post_starved = true;
  770. }
  771. return;
  772. }
  773. static struct be_eth_tx_compl *be_tx_compl_get(struct be_queue_info *tx_cq)
  774. {
  775. struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
  776. if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
  777. return NULL;
  778. be_dws_le_to_cpu(txcp, sizeof(*txcp));
  779. txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
  780. queue_tail_inc(tx_cq);
  781. return txcp;
  782. }
  783. static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
  784. {
  785. struct be_queue_info *txq = &adapter->tx_obj.q;
  786. struct be_eth_wrb *wrb;
  787. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  788. struct sk_buff *sent_skb;
  789. u64 busaddr;
  790. u16 cur_index, num_wrbs = 0;
  791. cur_index = txq->tail;
  792. sent_skb = sent_skbs[cur_index];
  793. BUG_ON(!sent_skb);
  794. sent_skbs[cur_index] = NULL;
  795. do {
  796. cur_index = txq->tail;
  797. wrb = queue_tail_node(txq);
  798. be_dws_le_to_cpu(wrb, sizeof(*wrb));
  799. busaddr = ((u64)wrb->frag_pa_hi << 32) | (u64)wrb->frag_pa_lo;
  800. if (busaddr != 0) {
  801. pci_unmap_single(adapter->pdev, busaddr,
  802. wrb->frag_len, PCI_DMA_TODEVICE);
  803. }
  804. num_wrbs++;
  805. queue_tail_inc(txq);
  806. } while (cur_index != last_index);
  807. atomic_sub(num_wrbs, &txq->used);
  808. kfree_skb(sent_skb);
  809. }
  810. static void be_rx_q_clean(struct be_adapter *adapter)
  811. {
  812. struct be_rx_page_info *page_info;
  813. struct be_queue_info *rxq = &adapter->rx_obj.q;
  814. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  815. struct be_eth_rx_compl *rxcp;
  816. u16 tail;
  817. /* First cleanup pending rx completions */
  818. while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
  819. be_rx_compl_discard(adapter, rxcp);
  820. be_rx_compl_reset(rxcp);
  821. be_cq_notify(&adapter->ctrl, rx_cq->id, true, 1);
  822. }
  823. /* Then free posted rx buffer that were not used */
  824. tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
  825. for (; tail != rxq->head; index_inc(&tail, rxq->len)) {
  826. page_info = get_rx_page_info(adapter, tail);
  827. put_page(page_info->page);
  828. memset(page_info, 0, sizeof(*page_info));
  829. }
  830. BUG_ON(atomic_read(&rxq->used));
  831. }
  832. static void be_tx_q_clean(struct be_adapter *adapter)
  833. {
  834. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  835. struct sk_buff *sent_skb;
  836. struct be_queue_info *txq = &adapter->tx_obj.q;
  837. u16 last_index;
  838. bool dummy_wrb;
  839. while (atomic_read(&txq->used)) {
  840. sent_skb = sent_skbs[txq->tail];
  841. last_index = txq->tail;
  842. index_adv(&last_index,
  843. wrb_cnt_for_skb(sent_skb, &dummy_wrb) - 1, txq->len);
  844. be_tx_compl_process(adapter, last_index);
  845. }
  846. }
  847. static void be_mcc_queues_destroy(struct be_adapter *adapter)
  848. {
  849. struct be_queue_info *q;
  850. struct be_ctrl_info *ctrl = &adapter->ctrl;
  851. q = &ctrl->mcc_obj.q;
  852. if (q->created)
  853. be_cmd_q_destroy(ctrl, q, QTYPE_MCCQ);
  854. be_queue_free(adapter, q);
  855. q = &ctrl->mcc_obj.cq;
  856. if (q->created)
  857. be_cmd_q_destroy(ctrl, q, QTYPE_CQ);
  858. be_queue_free(adapter, q);
  859. }
  860. /* Must be called only after TX qs are created as MCC shares TX EQ */
  861. static int be_mcc_queues_create(struct be_adapter *adapter)
  862. {
  863. struct be_queue_info *q, *cq;
  864. struct be_ctrl_info *ctrl = &adapter->ctrl;
  865. /* Alloc MCC compl queue */
  866. cq = &ctrl->mcc_obj.cq;
  867. if (be_queue_alloc(adapter, cq, MCC_CQ_LEN,
  868. sizeof(struct be_mcc_cq_entry)))
  869. goto err;
  870. /* Ask BE to create MCC compl queue; share TX's eq */
  871. if (be_cmd_cq_create(ctrl, cq, &adapter->tx_eq.q, false, true, 0))
  872. goto mcc_cq_free;
  873. /* Alloc MCC queue */
  874. q = &ctrl->mcc_obj.q;
  875. if (be_queue_alloc(adapter, q, MCC_Q_LEN, sizeof(struct be_mcc_wrb)))
  876. goto mcc_cq_destroy;
  877. /* Ask BE to create MCC queue */
  878. if (be_cmd_mccq_create(ctrl, q, cq))
  879. goto mcc_q_free;
  880. return 0;
  881. mcc_q_free:
  882. be_queue_free(adapter, q);
  883. mcc_cq_destroy:
  884. be_cmd_q_destroy(ctrl, cq, QTYPE_CQ);
  885. mcc_cq_free:
  886. be_queue_free(adapter, cq);
  887. err:
  888. return -1;
  889. }
  890. static void be_tx_queues_destroy(struct be_adapter *adapter)
  891. {
  892. struct be_queue_info *q;
  893. q = &adapter->tx_obj.q;
  894. if (q->created) {
  895. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_TXQ);
  896. /* No more tx completions can be rcvd now; clean up if there
  897. * are any pending completions or pending tx requests */
  898. be_tx_q_clean(adapter);
  899. }
  900. be_queue_free(adapter, q);
  901. q = &adapter->tx_obj.cq;
  902. if (q->created)
  903. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_CQ);
  904. be_queue_free(adapter, q);
  905. q = &adapter->tx_eq.q;
  906. if (q->created)
  907. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_EQ);
  908. be_queue_free(adapter, q);
  909. }
  910. static int be_tx_queues_create(struct be_adapter *adapter)
  911. {
  912. struct be_queue_info *eq, *q, *cq;
  913. adapter->tx_eq.max_eqd = 0;
  914. adapter->tx_eq.min_eqd = 0;
  915. adapter->tx_eq.cur_eqd = 96;
  916. adapter->tx_eq.enable_aic = false;
  917. /* Alloc Tx Event queue */
  918. eq = &adapter->tx_eq.q;
  919. if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
  920. return -1;
  921. /* Ask BE to create Tx Event queue */
  922. if (be_cmd_eq_create(&adapter->ctrl, eq, adapter->tx_eq.cur_eqd))
  923. goto tx_eq_free;
  924. /* Alloc TX eth compl queue */
  925. cq = &adapter->tx_obj.cq;
  926. if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
  927. sizeof(struct be_eth_tx_compl)))
  928. goto tx_eq_destroy;
  929. /* Ask BE to create Tx eth compl queue */
  930. if (be_cmd_cq_create(&adapter->ctrl, cq, eq, false, false, 3))
  931. goto tx_cq_free;
  932. /* Alloc TX eth queue */
  933. q = &adapter->tx_obj.q;
  934. if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
  935. goto tx_cq_destroy;
  936. /* Ask BE to create Tx eth queue */
  937. if (be_cmd_txq_create(&adapter->ctrl, q, cq))
  938. goto tx_q_free;
  939. return 0;
  940. tx_q_free:
  941. be_queue_free(adapter, q);
  942. tx_cq_destroy:
  943. be_cmd_q_destroy(&adapter->ctrl, cq, QTYPE_CQ);
  944. tx_cq_free:
  945. be_queue_free(adapter, cq);
  946. tx_eq_destroy:
  947. be_cmd_q_destroy(&adapter->ctrl, eq, QTYPE_EQ);
  948. tx_eq_free:
  949. be_queue_free(adapter, eq);
  950. return -1;
  951. }
  952. static void be_rx_queues_destroy(struct be_adapter *adapter)
  953. {
  954. struct be_queue_info *q;
  955. q = &adapter->rx_obj.q;
  956. if (q->created) {
  957. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_RXQ);
  958. be_rx_q_clean(adapter);
  959. }
  960. be_queue_free(adapter, q);
  961. q = &adapter->rx_obj.cq;
  962. if (q->created)
  963. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_CQ);
  964. be_queue_free(adapter, q);
  965. q = &adapter->rx_eq.q;
  966. if (q->created)
  967. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_EQ);
  968. be_queue_free(adapter, q);
  969. }
  970. static int be_rx_queues_create(struct be_adapter *adapter)
  971. {
  972. struct be_queue_info *eq, *q, *cq;
  973. int rc;
  974. adapter->max_rx_coal = BE_MAX_FRAGS_PER_FRAME;
  975. adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
  976. adapter->rx_eq.max_eqd = BE_MAX_EQD;
  977. adapter->rx_eq.min_eqd = 0;
  978. adapter->rx_eq.cur_eqd = 0;
  979. adapter->rx_eq.enable_aic = true;
  980. /* Alloc Rx Event queue */
  981. eq = &adapter->rx_eq.q;
  982. rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
  983. sizeof(struct be_eq_entry));
  984. if (rc)
  985. return rc;
  986. /* Ask BE to create Rx Event queue */
  987. rc = be_cmd_eq_create(&adapter->ctrl, eq, adapter->rx_eq.cur_eqd);
  988. if (rc)
  989. goto rx_eq_free;
  990. /* Alloc RX eth compl queue */
  991. cq = &adapter->rx_obj.cq;
  992. rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
  993. sizeof(struct be_eth_rx_compl));
  994. if (rc)
  995. goto rx_eq_destroy;
  996. /* Ask BE to create Rx eth compl queue */
  997. rc = be_cmd_cq_create(&adapter->ctrl, cq, eq, false, false, 3);
  998. if (rc)
  999. goto rx_cq_free;
  1000. /* Alloc RX eth queue */
  1001. q = &adapter->rx_obj.q;
  1002. rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
  1003. if (rc)
  1004. goto rx_cq_destroy;
  1005. /* Ask BE to create Rx eth queue */
  1006. rc = be_cmd_rxq_create(&adapter->ctrl, q, cq->id, rx_frag_size,
  1007. BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
  1008. if (rc)
  1009. goto rx_q_free;
  1010. return 0;
  1011. rx_q_free:
  1012. be_queue_free(adapter, q);
  1013. rx_cq_destroy:
  1014. be_cmd_q_destroy(&adapter->ctrl, cq, QTYPE_CQ);
  1015. rx_cq_free:
  1016. be_queue_free(adapter, cq);
  1017. rx_eq_destroy:
  1018. be_cmd_q_destroy(&adapter->ctrl, eq, QTYPE_EQ);
  1019. rx_eq_free:
  1020. be_queue_free(adapter, eq);
  1021. return rc;
  1022. }
  1023. static bool event_get(struct be_eq_obj *eq_obj, u16 *rid)
  1024. {
  1025. struct be_eq_entry *entry = queue_tail_node(&eq_obj->q);
  1026. u32 evt = entry->evt;
  1027. if (!evt)
  1028. return false;
  1029. evt = le32_to_cpu(evt);
  1030. *rid = (evt >> EQ_ENTRY_RES_ID_SHIFT) & EQ_ENTRY_RES_ID_MASK;
  1031. entry->evt = 0;
  1032. queue_tail_inc(&eq_obj->q);
  1033. return true;
  1034. }
  1035. static int event_handle(struct be_ctrl_info *ctrl,
  1036. struct be_eq_obj *eq_obj)
  1037. {
  1038. u16 rid = 0, num = 0;
  1039. while (event_get(eq_obj, &rid))
  1040. num++;
  1041. /* We can see an interrupt and no event */
  1042. be_eq_notify(ctrl, eq_obj->q.id, true, true, num);
  1043. if (num)
  1044. napi_schedule(&eq_obj->napi);
  1045. return num;
  1046. }
  1047. static irqreturn_t be_intx(int irq, void *dev)
  1048. {
  1049. struct be_adapter *adapter = dev;
  1050. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1051. int rx, tx;
  1052. tx = event_handle(ctrl, &adapter->tx_eq);
  1053. rx = event_handle(ctrl, &adapter->rx_eq);
  1054. if (rx || tx)
  1055. return IRQ_HANDLED;
  1056. else
  1057. return IRQ_NONE;
  1058. }
  1059. static irqreturn_t be_msix_rx(int irq, void *dev)
  1060. {
  1061. struct be_adapter *adapter = dev;
  1062. event_handle(&adapter->ctrl, &adapter->rx_eq);
  1063. return IRQ_HANDLED;
  1064. }
  1065. static irqreturn_t be_msix_tx_mcc(int irq, void *dev)
  1066. {
  1067. struct be_adapter *adapter = dev;
  1068. event_handle(&adapter->ctrl, &adapter->tx_eq);
  1069. return IRQ_HANDLED;
  1070. }
  1071. static inline bool do_lro(struct be_adapter *adapter,
  1072. struct be_eth_rx_compl *rxcp)
  1073. {
  1074. int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
  1075. int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  1076. if (err)
  1077. drvr_stats(adapter)->be_rxcp_err++;
  1078. return (!tcp_frame || err || (adapter->max_rx_coal <= 1)) ?
  1079. false : true;
  1080. }
  1081. int be_poll_rx(struct napi_struct *napi, int budget)
  1082. {
  1083. struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
  1084. struct be_adapter *adapter =
  1085. container_of(rx_eq, struct be_adapter, rx_eq);
  1086. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  1087. struct be_eth_rx_compl *rxcp;
  1088. u32 work_done;
  1089. for (work_done = 0; work_done < budget; work_done++) {
  1090. rxcp = be_rx_compl_get(adapter);
  1091. if (!rxcp)
  1092. break;
  1093. if (do_lro(adapter, rxcp))
  1094. be_rx_compl_process_lro(adapter, rxcp);
  1095. else
  1096. be_rx_compl_process(adapter, rxcp);
  1097. be_rx_compl_reset(rxcp);
  1098. }
  1099. lro_flush_all(&adapter->rx_obj.lro_mgr);
  1100. /* Refill the queue */
  1101. if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
  1102. be_post_rx_frags(adapter);
  1103. /* All consumed */
  1104. if (work_done < budget) {
  1105. napi_complete(napi);
  1106. be_cq_notify(&adapter->ctrl, rx_cq->id, true, work_done);
  1107. } else {
  1108. /* More to be consumed; continue with interrupts disabled */
  1109. be_cq_notify(&adapter->ctrl, rx_cq->id, false, work_done);
  1110. }
  1111. return work_done;
  1112. }
  1113. void be_process_tx(struct be_adapter *adapter)
  1114. {
  1115. struct be_queue_info *txq = &adapter->tx_obj.q;
  1116. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  1117. struct be_eth_tx_compl *txcp;
  1118. u32 num_cmpl = 0;
  1119. u16 end_idx;
  1120. while ((txcp = be_tx_compl_get(tx_cq))) {
  1121. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  1122. wrb_index, txcp);
  1123. be_tx_compl_process(adapter, end_idx);
  1124. num_cmpl++;
  1125. }
  1126. if (num_cmpl) {
  1127. be_cq_notify(&adapter->ctrl, tx_cq->id, true, num_cmpl);
  1128. /* As Tx wrbs have been freed up, wake up netdev queue if
  1129. * it was stopped due to lack of tx wrbs.
  1130. */
  1131. if (netif_queue_stopped(adapter->netdev) &&
  1132. atomic_read(&txq->used) < txq->len / 2) {
  1133. netif_wake_queue(adapter->netdev);
  1134. }
  1135. drvr_stats(adapter)->be_tx_events++;
  1136. drvr_stats(adapter)->be_tx_compl += num_cmpl;
  1137. }
  1138. }
  1139. /* As TX and MCC share the same EQ check for both TX and MCC completions.
  1140. * For TX/MCC we don't honour budget; consume everything
  1141. */
  1142. static int be_poll_tx_mcc(struct napi_struct *napi, int budget)
  1143. {
  1144. struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
  1145. struct be_adapter *adapter =
  1146. container_of(tx_eq, struct be_adapter, tx_eq);
  1147. napi_complete(napi);
  1148. be_process_tx(adapter);
  1149. be_process_mcc(&adapter->ctrl);
  1150. return 1;
  1151. }
  1152. static void be_worker(struct work_struct *work)
  1153. {
  1154. struct be_adapter *adapter =
  1155. container_of(work, struct be_adapter, work.work);
  1156. int status;
  1157. /* Get Stats */
  1158. status = be_cmd_get_stats(&adapter->ctrl, &adapter->stats.cmd);
  1159. if (!status)
  1160. netdev_stats_update(adapter);
  1161. /* Set EQ delay */
  1162. be_rx_eqd_update(adapter);
  1163. be_tx_rate_update(adapter);
  1164. be_rx_rate_update(adapter);
  1165. if (adapter->rx_post_starved) {
  1166. adapter->rx_post_starved = false;
  1167. be_post_rx_frags(adapter);
  1168. }
  1169. schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
  1170. }
  1171. static void be_msix_enable(struct be_adapter *adapter)
  1172. {
  1173. int i, status;
  1174. for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
  1175. adapter->msix_entries[i].entry = i;
  1176. status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
  1177. BE_NUM_MSIX_VECTORS);
  1178. if (status == 0)
  1179. adapter->msix_enabled = true;
  1180. return;
  1181. }
  1182. static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
  1183. {
  1184. return adapter->msix_entries[eq_id -
  1185. 8 * adapter->ctrl.pci_func].vector;
  1186. }
  1187. static int be_msix_register(struct be_adapter *adapter)
  1188. {
  1189. struct net_device *netdev = adapter->netdev;
  1190. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1191. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1192. int status, vec;
  1193. sprintf(tx_eq->desc, "%s-tx", netdev->name);
  1194. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1195. status = request_irq(vec, be_msix_tx_mcc, 0, tx_eq->desc, adapter);
  1196. if (status)
  1197. goto err;
  1198. sprintf(rx_eq->desc, "%s-rx", netdev->name);
  1199. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1200. status = request_irq(vec, be_msix_rx, 0, rx_eq->desc, adapter);
  1201. if (status) { /* Free TX IRQ */
  1202. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1203. free_irq(vec, adapter);
  1204. goto err;
  1205. }
  1206. return 0;
  1207. err:
  1208. dev_warn(&adapter->pdev->dev,
  1209. "MSIX Request IRQ failed - err %d\n", status);
  1210. pci_disable_msix(adapter->pdev);
  1211. adapter->msix_enabled = false;
  1212. return status;
  1213. }
  1214. static int be_irq_register(struct be_adapter *adapter)
  1215. {
  1216. struct net_device *netdev = adapter->netdev;
  1217. int status;
  1218. if (adapter->msix_enabled) {
  1219. status = be_msix_register(adapter);
  1220. if (status == 0)
  1221. goto done;
  1222. }
  1223. /* INTx */
  1224. netdev->irq = adapter->pdev->irq;
  1225. status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
  1226. adapter);
  1227. if (status) {
  1228. dev_err(&adapter->pdev->dev,
  1229. "INTx request IRQ failed - err %d\n", status);
  1230. return status;
  1231. }
  1232. done:
  1233. adapter->isr_registered = true;
  1234. return 0;
  1235. }
  1236. static void be_irq_unregister(struct be_adapter *adapter)
  1237. {
  1238. struct net_device *netdev = adapter->netdev;
  1239. int vec;
  1240. if (!adapter->isr_registered)
  1241. return;
  1242. /* INTx */
  1243. if (!adapter->msix_enabled) {
  1244. free_irq(netdev->irq, adapter);
  1245. goto done;
  1246. }
  1247. /* MSIx */
  1248. vec = be_msix_vec_get(adapter, adapter->tx_eq.q.id);
  1249. free_irq(vec, adapter);
  1250. vec = be_msix_vec_get(adapter, adapter->rx_eq.q.id);
  1251. free_irq(vec, adapter);
  1252. done:
  1253. adapter->isr_registered = false;
  1254. return;
  1255. }
  1256. static int be_open(struct net_device *netdev)
  1257. {
  1258. struct be_adapter *adapter = netdev_priv(netdev);
  1259. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1260. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1261. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1262. bool link_up;
  1263. int status;
  1264. /* First time posting */
  1265. be_post_rx_frags(adapter);
  1266. napi_enable(&rx_eq->napi);
  1267. napi_enable(&tx_eq->napi);
  1268. be_irq_register(adapter);
  1269. be_intr_set(ctrl, true);
  1270. /* The evt queues are created in unarmed state; arm them */
  1271. be_eq_notify(ctrl, rx_eq->q.id, true, false, 0);
  1272. be_eq_notify(ctrl, tx_eq->q.id, true, false, 0);
  1273. /* Rx compl queue may be in unarmed state; rearm it */
  1274. be_cq_notify(ctrl, adapter->rx_obj.cq.id, true, 0);
  1275. status = be_cmd_link_status_query(ctrl, &link_up);
  1276. if (status)
  1277. return status;
  1278. be_link_status_update(adapter, link_up);
  1279. schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
  1280. return 0;
  1281. }
  1282. static int be_setup(struct be_adapter *adapter)
  1283. {
  1284. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1285. struct net_device *netdev = adapter->netdev;
  1286. u32 if_flags;
  1287. int status;
  1288. if_flags = BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_PROMISCUOUS |
  1289. BE_IF_FLAGS_MCAST_PROMISCUOUS | BE_IF_FLAGS_UNTAGGED |
  1290. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1291. status = be_cmd_if_create(ctrl, if_flags, netdev->dev_addr,
  1292. false/* pmac_invalid */, &adapter->if_handle,
  1293. &adapter->pmac_id);
  1294. if (status != 0)
  1295. goto do_none;
  1296. be_vid_config(netdev);
  1297. status = be_cmd_set_flow_control(ctrl, true, true);
  1298. if (status != 0)
  1299. goto if_destroy;
  1300. status = be_tx_queues_create(adapter);
  1301. if (status != 0)
  1302. goto if_destroy;
  1303. status = be_rx_queues_create(adapter);
  1304. if (status != 0)
  1305. goto tx_qs_destroy;
  1306. status = be_mcc_queues_create(adapter);
  1307. if (status != 0)
  1308. goto rx_qs_destroy;
  1309. return 0;
  1310. rx_qs_destroy:
  1311. be_rx_queues_destroy(adapter);
  1312. tx_qs_destroy:
  1313. be_tx_queues_destroy(adapter);
  1314. if_destroy:
  1315. be_cmd_if_destroy(ctrl, adapter->if_handle);
  1316. do_none:
  1317. return status;
  1318. }
  1319. static int be_clear(struct be_adapter *adapter)
  1320. {
  1321. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1322. be_rx_queues_destroy(adapter);
  1323. be_tx_queues_destroy(adapter);
  1324. be_cmd_if_destroy(ctrl, adapter->if_handle);
  1325. be_mcc_queues_destroy(adapter);
  1326. return 0;
  1327. }
  1328. static int be_close(struct net_device *netdev)
  1329. {
  1330. struct be_adapter *adapter = netdev_priv(netdev);
  1331. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1332. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1333. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1334. int vec;
  1335. cancel_delayed_work_sync(&adapter->work);
  1336. netif_stop_queue(netdev);
  1337. netif_carrier_off(netdev);
  1338. adapter->link_up = false;
  1339. be_intr_set(ctrl, false);
  1340. if (adapter->msix_enabled) {
  1341. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1342. synchronize_irq(vec);
  1343. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1344. synchronize_irq(vec);
  1345. } else {
  1346. synchronize_irq(netdev->irq);
  1347. }
  1348. be_irq_unregister(adapter);
  1349. napi_disable(&rx_eq->napi);
  1350. napi_disable(&tx_eq->napi);
  1351. return 0;
  1352. }
  1353. static int be_get_frag_header(struct skb_frag_struct *frag, void **mac_hdr,
  1354. void **ip_hdr, void **tcpudp_hdr,
  1355. u64 *hdr_flags, void *priv)
  1356. {
  1357. struct ethhdr *eh;
  1358. struct vlan_ethhdr *veh;
  1359. struct iphdr *iph;
  1360. u8 *va = page_address(frag->page) + frag->page_offset;
  1361. unsigned long ll_hlen;
  1362. prefetch(va);
  1363. eh = (struct ethhdr *)va;
  1364. *mac_hdr = eh;
  1365. ll_hlen = ETH_HLEN;
  1366. if (eh->h_proto != htons(ETH_P_IP)) {
  1367. if (eh->h_proto == htons(ETH_P_8021Q)) {
  1368. veh = (struct vlan_ethhdr *)va;
  1369. if (veh->h_vlan_encapsulated_proto != htons(ETH_P_IP))
  1370. return -1;
  1371. ll_hlen += VLAN_HLEN;
  1372. } else {
  1373. return -1;
  1374. }
  1375. }
  1376. *hdr_flags = LRO_IPV4;
  1377. iph = (struct iphdr *)(va + ll_hlen);
  1378. *ip_hdr = iph;
  1379. if (iph->protocol != IPPROTO_TCP)
  1380. return -1;
  1381. *hdr_flags |= LRO_TCP;
  1382. *tcpudp_hdr = (u8 *) (*ip_hdr) + (iph->ihl << 2);
  1383. return 0;
  1384. }
  1385. static void be_lro_init(struct be_adapter *adapter, struct net_device *netdev)
  1386. {
  1387. struct net_lro_mgr *lro_mgr;
  1388. lro_mgr = &adapter->rx_obj.lro_mgr;
  1389. lro_mgr->dev = netdev;
  1390. lro_mgr->features = LRO_F_NAPI;
  1391. lro_mgr->ip_summed = CHECKSUM_UNNECESSARY;
  1392. lro_mgr->ip_summed_aggr = CHECKSUM_UNNECESSARY;
  1393. lro_mgr->max_desc = BE_MAX_LRO_DESCRIPTORS;
  1394. lro_mgr->lro_arr = adapter->rx_obj.lro_desc;
  1395. lro_mgr->get_frag_header = be_get_frag_header;
  1396. lro_mgr->max_aggr = BE_MAX_FRAGS_PER_FRAME;
  1397. }
  1398. static struct net_device_ops be_netdev_ops = {
  1399. .ndo_open = be_open,
  1400. .ndo_stop = be_close,
  1401. .ndo_start_xmit = be_xmit,
  1402. .ndo_get_stats = be_get_stats,
  1403. .ndo_set_rx_mode = be_set_multicast_list,
  1404. .ndo_set_mac_address = be_mac_addr_set,
  1405. .ndo_change_mtu = be_change_mtu,
  1406. .ndo_validate_addr = eth_validate_addr,
  1407. .ndo_vlan_rx_register = be_vlan_register,
  1408. .ndo_vlan_rx_add_vid = be_vlan_add_vid,
  1409. .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
  1410. };
  1411. static void be_netdev_init(struct net_device *netdev)
  1412. {
  1413. struct be_adapter *adapter = netdev_priv(netdev);
  1414. netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
  1415. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_IP_CSUM |
  1416. NETIF_F_IPV6_CSUM;
  1417. netdev->flags |= IFF_MULTICAST;
  1418. adapter->rx_csum = true;
  1419. BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
  1420. SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
  1421. be_lro_init(adapter, netdev);
  1422. netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
  1423. BE_NAPI_WEIGHT);
  1424. netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx_mcc,
  1425. BE_NAPI_WEIGHT);
  1426. netif_carrier_off(netdev);
  1427. netif_stop_queue(netdev);
  1428. }
  1429. static void be_unmap_pci_bars(struct be_adapter *adapter)
  1430. {
  1431. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1432. if (ctrl->csr)
  1433. iounmap(ctrl->csr);
  1434. if (ctrl->db)
  1435. iounmap(ctrl->db);
  1436. if (ctrl->pcicfg)
  1437. iounmap(ctrl->pcicfg);
  1438. }
  1439. static int be_map_pci_bars(struct be_adapter *adapter)
  1440. {
  1441. u8 __iomem *addr;
  1442. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
  1443. pci_resource_len(adapter->pdev, 2));
  1444. if (addr == NULL)
  1445. return -ENOMEM;
  1446. adapter->ctrl.csr = addr;
  1447. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
  1448. 128 * 1024);
  1449. if (addr == NULL)
  1450. goto pci_map_err;
  1451. adapter->ctrl.db = addr;
  1452. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
  1453. pci_resource_len(adapter->pdev, 1));
  1454. if (addr == NULL)
  1455. goto pci_map_err;
  1456. adapter->ctrl.pcicfg = addr;
  1457. return 0;
  1458. pci_map_err:
  1459. be_unmap_pci_bars(adapter);
  1460. return -ENOMEM;
  1461. }
  1462. static void be_ctrl_cleanup(struct be_adapter *adapter)
  1463. {
  1464. struct be_dma_mem *mem = &adapter->ctrl.mbox_mem_alloced;
  1465. be_unmap_pci_bars(adapter);
  1466. if (mem->va)
  1467. pci_free_consistent(adapter->pdev, mem->size,
  1468. mem->va, mem->dma);
  1469. }
  1470. /* Initialize the mbox required to send cmds to BE */
  1471. static int be_ctrl_init(struct be_adapter *adapter)
  1472. {
  1473. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1474. struct be_dma_mem *mbox_mem_alloc = &ctrl->mbox_mem_alloced;
  1475. struct be_dma_mem *mbox_mem_align = &ctrl->mbox_mem;
  1476. int status;
  1477. u32 val;
  1478. status = be_map_pci_bars(adapter);
  1479. if (status)
  1480. return status;
  1481. mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
  1482. mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
  1483. mbox_mem_alloc->size, &mbox_mem_alloc->dma);
  1484. if (!mbox_mem_alloc->va) {
  1485. be_unmap_pci_bars(adapter);
  1486. return -1;
  1487. }
  1488. mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
  1489. mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
  1490. mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
  1491. memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
  1492. spin_lock_init(&ctrl->mbox_lock);
  1493. spin_lock_init(&ctrl->mcc_lock);
  1494. spin_lock_init(&ctrl->mcc_cq_lock);
  1495. ctrl->async_cb = be_link_status_update;
  1496. ctrl->adapter_ctxt = adapter;
  1497. val = ioread32(ctrl->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET);
  1498. ctrl->pci_func = (val >> MEMBAR_CTRL_INT_CTRL_PFUNC_SHIFT) &
  1499. MEMBAR_CTRL_INT_CTRL_PFUNC_MASK;
  1500. return 0;
  1501. }
  1502. static void be_stats_cleanup(struct be_adapter *adapter)
  1503. {
  1504. struct be_stats_obj *stats = &adapter->stats;
  1505. struct be_dma_mem *cmd = &stats->cmd;
  1506. if (cmd->va)
  1507. pci_free_consistent(adapter->pdev, cmd->size,
  1508. cmd->va, cmd->dma);
  1509. }
  1510. static int be_stats_init(struct be_adapter *adapter)
  1511. {
  1512. struct be_stats_obj *stats = &adapter->stats;
  1513. struct be_dma_mem *cmd = &stats->cmd;
  1514. cmd->size = sizeof(struct be_cmd_req_get_stats);
  1515. cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
  1516. if (cmd->va == NULL)
  1517. return -1;
  1518. return 0;
  1519. }
  1520. static void __devexit be_remove(struct pci_dev *pdev)
  1521. {
  1522. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1523. if (!adapter)
  1524. return;
  1525. unregister_netdev(adapter->netdev);
  1526. be_clear(adapter);
  1527. be_stats_cleanup(adapter);
  1528. be_ctrl_cleanup(adapter);
  1529. if (adapter->msix_enabled) {
  1530. pci_disable_msix(adapter->pdev);
  1531. adapter->msix_enabled = false;
  1532. }
  1533. pci_set_drvdata(pdev, NULL);
  1534. pci_release_regions(pdev);
  1535. pci_disable_device(pdev);
  1536. free_netdev(adapter->netdev);
  1537. }
  1538. static int be_hw_up(struct be_adapter *adapter)
  1539. {
  1540. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1541. int status;
  1542. status = be_cmd_POST(ctrl);
  1543. if (status)
  1544. return status;
  1545. status = be_cmd_get_fw_ver(ctrl, adapter->fw_ver);
  1546. if (status)
  1547. return status;
  1548. status = be_cmd_query_fw_cfg(ctrl, &adapter->port_num);
  1549. return status;
  1550. }
  1551. static int __devinit be_probe(struct pci_dev *pdev,
  1552. const struct pci_device_id *pdev_id)
  1553. {
  1554. int status = 0;
  1555. struct be_adapter *adapter;
  1556. struct net_device *netdev;
  1557. struct be_ctrl_info *ctrl;
  1558. u8 mac[ETH_ALEN];
  1559. status = pci_enable_device(pdev);
  1560. if (status)
  1561. goto do_none;
  1562. status = pci_request_regions(pdev, DRV_NAME);
  1563. if (status)
  1564. goto disable_dev;
  1565. pci_set_master(pdev);
  1566. netdev = alloc_etherdev(sizeof(struct be_adapter));
  1567. if (netdev == NULL) {
  1568. status = -ENOMEM;
  1569. goto rel_reg;
  1570. }
  1571. adapter = netdev_priv(netdev);
  1572. adapter->pdev = pdev;
  1573. pci_set_drvdata(pdev, adapter);
  1574. adapter->netdev = netdev;
  1575. be_msix_enable(adapter);
  1576. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  1577. if (!status) {
  1578. netdev->features |= NETIF_F_HIGHDMA;
  1579. } else {
  1580. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1581. if (status) {
  1582. dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
  1583. goto free_netdev;
  1584. }
  1585. }
  1586. ctrl = &adapter->ctrl;
  1587. status = be_ctrl_init(adapter);
  1588. if (status)
  1589. goto free_netdev;
  1590. status = be_stats_init(adapter);
  1591. if (status)
  1592. goto ctrl_clean;
  1593. status = be_hw_up(adapter);
  1594. if (status)
  1595. goto stats_clean;
  1596. status = be_cmd_mac_addr_query(ctrl, mac, MAC_ADDRESS_TYPE_NETWORK,
  1597. true /* permanent */, 0);
  1598. if (status)
  1599. goto stats_clean;
  1600. memcpy(netdev->dev_addr, mac, ETH_ALEN);
  1601. INIT_DELAYED_WORK(&adapter->work, be_worker);
  1602. be_netdev_init(netdev);
  1603. SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
  1604. status = be_setup(adapter);
  1605. if (status)
  1606. goto stats_clean;
  1607. status = register_netdev(netdev);
  1608. if (status != 0)
  1609. goto unsetup;
  1610. dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
  1611. return 0;
  1612. unsetup:
  1613. be_clear(adapter);
  1614. stats_clean:
  1615. be_stats_cleanup(adapter);
  1616. ctrl_clean:
  1617. be_ctrl_cleanup(adapter);
  1618. free_netdev:
  1619. free_netdev(adapter->netdev);
  1620. rel_reg:
  1621. pci_release_regions(pdev);
  1622. disable_dev:
  1623. pci_disable_device(pdev);
  1624. do_none:
  1625. dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
  1626. return status;
  1627. }
  1628. static int be_suspend(struct pci_dev *pdev, pm_message_t state)
  1629. {
  1630. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1631. struct net_device *netdev = adapter->netdev;
  1632. netif_device_detach(netdev);
  1633. if (netif_running(netdev)) {
  1634. rtnl_lock();
  1635. be_close(netdev);
  1636. be_clear(adapter);
  1637. rtnl_unlock();
  1638. }
  1639. pci_save_state(pdev);
  1640. pci_disable_device(pdev);
  1641. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  1642. return 0;
  1643. }
  1644. static int be_resume(struct pci_dev *pdev)
  1645. {
  1646. int status = 0;
  1647. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1648. struct net_device *netdev = adapter->netdev;
  1649. netif_device_detach(netdev);
  1650. status = pci_enable_device(pdev);
  1651. if (status)
  1652. return status;
  1653. pci_set_power_state(pdev, 0);
  1654. pci_restore_state(pdev);
  1655. if (netif_running(netdev)) {
  1656. rtnl_lock();
  1657. be_setup(adapter);
  1658. be_open(netdev);
  1659. rtnl_unlock();
  1660. }
  1661. netif_device_attach(netdev);
  1662. return 0;
  1663. }
  1664. static struct pci_driver be_driver = {
  1665. .name = DRV_NAME,
  1666. .id_table = be_dev_ids,
  1667. .probe = be_probe,
  1668. .remove = be_remove,
  1669. .suspend = be_suspend,
  1670. .resume = be_resume
  1671. };
  1672. static int __init be_init_module(void)
  1673. {
  1674. if (rx_frag_size != 8192 && rx_frag_size != 4096
  1675. && rx_frag_size != 2048) {
  1676. printk(KERN_WARNING DRV_NAME
  1677. " : Module param rx_frag_size must be 2048/4096/8192."
  1678. " Using 2048\n");
  1679. rx_frag_size = 2048;
  1680. }
  1681. /* Ensure rx_frag_size is aligned to chache line */
  1682. if (SKB_DATA_ALIGN(rx_frag_size) != rx_frag_size) {
  1683. printk(KERN_WARNING DRV_NAME
  1684. " : Bad module param rx_frag_size. Using 2048\n");
  1685. rx_frag_size = 2048;
  1686. }
  1687. return pci_register_driver(&be_driver);
  1688. }
  1689. module_init(be_init_module);
  1690. static void __exit be_exit_module(void)
  1691. {
  1692. pci_unregister_driver(&be_driver);
  1693. }
  1694. module_exit(be_exit_module);