iwl3945-base.c 125 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/ieee80211_radiotap.h>
  42. #include <net/lib80211.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwl3945"
  46. #include "iwl-fh.h"
  47. #include "iwl-3945-fh.h"
  48. #include "iwl-commands.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-3945.h"
  51. #include "iwl-helpers.h"
  52. #include "iwl-core.h"
  53. #include "iwl-dev.h"
  54. /*
  55. * module name, copyright, version, etc.
  56. */
  57. #define DRV_DESCRIPTION \
  58. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  59. #ifdef CONFIG_IWLWIFI_DEBUG
  60. #define VD "d"
  61. #else
  62. #define VD
  63. #endif
  64. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  65. #define VS "s"
  66. #else
  67. #define VS
  68. #endif
  69. #define IWL39_VERSION "1.2.26k" VD VS
  70. #define DRV_COPYRIGHT "Copyright(c) 2003-2009 Intel Corporation"
  71. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  72. #define DRV_VERSION IWL39_VERSION
  73. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  74. MODULE_VERSION(DRV_VERSION);
  75. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  76. MODULE_LICENSE("GPL");
  77. /* module parameters */
  78. struct iwl_mod_params iwl3945_mod_params = {
  79. .num_of_queues = IWL39_MAX_NUM_QUEUES,
  80. .sw_crypto = 1,
  81. .restart_fw = 1,
  82. /* the rest are 0 by default */
  83. };
  84. /*************** STATION TABLE MANAGEMENT ****
  85. * mac80211 should be examined to determine if sta_info is duplicating
  86. * the functionality provided here
  87. */
  88. /**************************************************************/
  89. #if 0 /* temporary disable till we add real remove station */
  90. /**
  91. * iwl3945_remove_station - Remove driver's knowledge of station.
  92. *
  93. * NOTE: This does not remove station from device's station table.
  94. */
  95. static u8 iwl3945_remove_station(struct iwl_priv *priv, const u8 *addr, int is_ap)
  96. {
  97. int index = IWL_INVALID_STATION;
  98. int i;
  99. unsigned long flags;
  100. spin_lock_irqsave(&priv->sta_lock, flags);
  101. if (is_ap)
  102. index = IWL_AP_ID;
  103. else if (is_broadcast_ether_addr(addr))
  104. index = priv->hw_params.bcast_sta_id;
  105. else
  106. for (i = IWL_STA_ID; i < priv->hw_params.max_stations; i++)
  107. if (priv->stations_39[i].used &&
  108. !compare_ether_addr(priv->stations_39[i].sta.sta.addr,
  109. addr)) {
  110. index = i;
  111. break;
  112. }
  113. if (unlikely(index == IWL_INVALID_STATION))
  114. goto out;
  115. if (priv->stations_39[index].used) {
  116. priv->stations_39[index].used = 0;
  117. priv->num_stations--;
  118. }
  119. BUG_ON(priv->num_stations < 0);
  120. out:
  121. spin_unlock_irqrestore(&priv->sta_lock, flags);
  122. return 0;
  123. }
  124. #endif
  125. /**
  126. * iwl3945_clear_stations_table - Clear the driver's station table
  127. *
  128. * NOTE: This does not clear or otherwise alter the device's station table.
  129. */
  130. void iwl3945_clear_stations_table(struct iwl_priv *priv)
  131. {
  132. unsigned long flags;
  133. spin_lock_irqsave(&priv->sta_lock, flags);
  134. priv->num_stations = 0;
  135. memset(priv->stations_39, 0, sizeof(priv->stations_39));
  136. spin_unlock_irqrestore(&priv->sta_lock, flags);
  137. }
  138. /**
  139. * iwl3945_add_station - Add station to station tables in driver and device
  140. */
  141. u8 iwl3945_add_station(struct iwl_priv *priv, const u8 *addr, int is_ap, u8 flags, struct ieee80211_sta_ht_cap *ht_info)
  142. {
  143. int i;
  144. int index = IWL_INVALID_STATION;
  145. struct iwl3945_station_entry *station;
  146. unsigned long flags_spin;
  147. u8 rate;
  148. spin_lock_irqsave(&priv->sta_lock, flags_spin);
  149. if (is_ap)
  150. index = IWL_AP_ID;
  151. else if (is_broadcast_ether_addr(addr))
  152. index = priv->hw_params.bcast_sta_id;
  153. else
  154. for (i = IWL_STA_ID; i < priv->hw_params.max_stations; i++) {
  155. if (!compare_ether_addr(priv->stations_39[i].sta.sta.addr,
  156. addr)) {
  157. index = i;
  158. break;
  159. }
  160. if (!priv->stations_39[i].used &&
  161. index == IWL_INVALID_STATION)
  162. index = i;
  163. }
  164. /* These two conditions has the same outcome but keep them separate
  165. since they have different meaning */
  166. if (unlikely(index == IWL_INVALID_STATION)) {
  167. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  168. return index;
  169. }
  170. if (priv->stations_39[index].used &&
  171. !compare_ether_addr(priv->stations_39[index].sta.sta.addr, addr)) {
  172. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  173. return index;
  174. }
  175. IWL_DEBUG_ASSOC(priv, "Add STA ID %d: %pM\n", index, addr);
  176. station = &priv->stations_39[index];
  177. station->used = 1;
  178. priv->num_stations++;
  179. /* Set up the REPLY_ADD_STA command to send to device */
  180. memset(&station->sta, 0, sizeof(struct iwl3945_addsta_cmd));
  181. memcpy(station->sta.sta.addr, addr, ETH_ALEN);
  182. station->sta.mode = 0;
  183. station->sta.sta.sta_id = index;
  184. station->sta.station_flags = 0;
  185. if (priv->band == IEEE80211_BAND_5GHZ)
  186. rate = IWL_RATE_6M_PLCP;
  187. else
  188. rate = IWL_RATE_1M_PLCP;
  189. /* Turn on both antennas for the station... */
  190. station->sta.rate_n_flags =
  191. iwl3945_hw_set_rate_n_flags(rate, RATE_MCS_ANT_AB_MSK);
  192. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  193. /* Add station to device's station table */
  194. iwl_send_add_sta(priv,
  195. (struct iwl_addsta_cmd *)&station->sta, flags);
  196. return index;
  197. }
  198. /**
  199. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  200. * @priv: eeprom and antenna fields are used to determine antenna flags
  201. *
  202. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  203. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  204. *
  205. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  206. * IWL_ANTENNA_MAIN - Force MAIN antenna
  207. * IWL_ANTENNA_AUX - Force AUX antenna
  208. */
  209. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  210. {
  211. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  212. switch (iwl3945_mod_params.antenna) {
  213. case IWL_ANTENNA_DIVERSITY:
  214. return 0;
  215. case IWL_ANTENNA_MAIN:
  216. if (eeprom->antenna_switch_type)
  217. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  218. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  219. case IWL_ANTENNA_AUX:
  220. if (eeprom->antenna_switch_type)
  221. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  222. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  223. }
  224. /* bad antenna selector value */
  225. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  226. iwl3945_mod_params.antenna);
  227. return 0; /* "diversity" is default if error */
  228. }
  229. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  230. struct ieee80211_key_conf *keyconf,
  231. u8 sta_id)
  232. {
  233. unsigned long flags;
  234. __le16 key_flags = 0;
  235. int ret;
  236. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  237. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  238. if (sta_id == priv->hw_params.bcast_sta_id)
  239. key_flags |= STA_KEY_MULTICAST_MSK;
  240. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  241. keyconf->hw_key_idx = keyconf->keyidx;
  242. key_flags &= ~STA_KEY_FLG_INVALID;
  243. spin_lock_irqsave(&priv->sta_lock, flags);
  244. priv->stations_39[sta_id].keyinfo.alg = keyconf->alg;
  245. priv->stations_39[sta_id].keyinfo.keylen = keyconf->keylen;
  246. memcpy(priv->stations_39[sta_id].keyinfo.key, keyconf->key,
  247. keyconf->keylen);
  248. memcpy(priv->stations_39[sta_id].sta.key.key, keyconf->key,
  249. keyconf->keylen);
  250. if ((priv->stations_39[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  251. == STA_KEY_FLG_NO_ENC)
  252. priv->stations_39[sta_id].sta.key.key_offset =
  253. iwl_get_free_ucode_key_index(priv);
  254. /* else, we are overriding an existing key => no need to allocated room
  255. * in uCode. */
  256. WARN(priv->stations_39[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  257. "no space for a new key");
  258. priv->stations_39[sta_id].sta.key.key_flags = key_flags;
  259. priv->stations_39[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  260. priv->stations_39[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  261. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  262. ret = iwl_send_add_sta(priv,
  263. (struct iwl_addsta_cmd *)&priv->stations_39[sta_id].sta, CMD_ASYNC);
  264. spin_unlock_irqrestore(&priv->sta_lock, flags);
  265. return ret;
  266. }
  267. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  268. struct ieee80211_key_conf *keyconf,
  269. u8 sta_id)
  270. {
  271. return -EOPNOTSUPP;
  272. }
  273. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  274. struct ieee80211_key_conf *keyconf,
  275. u8 sta_id)
  276. {
  277. return -EOPNOTSUPP;
  278. }
  279. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  280. {
  281. unsigned long flags;
  282. spin_lock_irqsave(&priv->sta_lock, flags);
  283. memset(&priv->stations_39[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  284. memset(&priv->stations_39[sta_id].sta.key, 0,
  285. sizeof(struct iwl4965_keyinfo));
  286. priv->stations_39[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  287. priv->stations_39[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  288. priv->stations_39[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  289. spin_unlock_irqrestore(&priv->sta_lock, flags);
  290. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  291. iwl_send_add_sta(priv,
  292. (struct iwl_addsta_cmd *)&priv->stations_39[sta_id].sta, 0);
  293. return 0;
  294. }
  295. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  296. struct ieee80211_key_conf *keyconf, u8 sta_id)
  297. {
  298. int ret = 0;
  299. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  300. switch (keyconf->alg) {
  301. case ALG_CCMP:
  302. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  303. break;
  304. case ALG_TKIP:
  305. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  306. break;
  307. case ALG_WEP:
  308. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  309. break;
  310. default:
  311. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  312. ret = -EINVAL;
  313. }
  314. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  315. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  316. sta_id, ret);
  317. return ret;
  318. }
  319. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  320. {
  321. int ret = -EOPNOTSUPP;
  322. return ret;
  323. }
  324. static int iwl3945_set_static_key(struct iwl_priv *priv,
  325. struct ieee80211_key_conf *key)
  326. {
  327. if (key->alg == ALG_WEP)
  328. return -EOPNOTSUPP;
  329. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  330. return -EINVAL;
  331. }
  332. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  333. {
  334. struct list_head *element;
  335. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  336. priv->frames_count);
  337. while (!list_empty(&priv->free_frames)) {
  338. element = priv->free_frames.next;
  339. list_del(element);
  340. kfree(list_entry(element, struct iwl3945_frame, list));
  341. priv->frames_count--;
  342. }
  343. if (priv->frames_count) {
  344. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  345. priv->frames_count);
  346. priv->frames_count = 0;
  347. }
  348. }
  349. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  350. {
  351. struct iwl3945_frame *frame;
  352. struct list_head *element;
  353. if (list_empty(&priv->free_frames)) {
  354. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  355. if (!frame) {
  356. IWL_ERR(priv, "Could not allocate frame!\n");
  357. return NULL;
  358. }
  359. priv->frames_count++;
  360. return frame;
  361. }
  362. element = priv->free_frames.next;
  363. list_del(element);
  364. return list_entry(element, struct iwl3945_frame, list);
  365. }
  366. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  367. {
  368. memset(frame, 0, sizeof(*frame));
  369. list_add(&frame->list, &priv->free_frames);
  370. }
  371. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  372. struct ieee80211_hdr *hdr,
  373. int left)
  374. {
  375. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  376. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  377. (priv->iw_mode != NL80211_IFTYPE_AP)))
  378. return 0;
  379. if (priv->ibss_beacon->len > left)
  380. return 0;
  381. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  382. return priv->ibss_beacon->len;
  383. }
  384. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  385. {
  386. struct iwl3945_frame *frame;
  387. unsigned int frame_size;
  388. int rc;
  389. u8 rate;
  390. frame = iwl3945_get_free_frame(priv);
  391. if (!frame) {
  392. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  393. "command.\n");
  394. return -ENOMEM;
  395. }
  396. rate = iwl_rate_get_lowest_plcp(priv);
  397. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  398. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  399. &frame->u.cmd[0]);
  400. iwl3945_free_frame(priv, frame);
  401. return rc;
  402. }
  403. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  404. {
  405. if (priv->shared_virt)
  406. pci_free_consistent(priv->pci_dev,
  407. sizeof(struct iwl3945_shared),
  408. priv->shared_virt,
  409. priv->shared_phys);
  410. }
  411. #define MAX_UCODE_BEACON_INTERVAL 1024
  412. #define INTEL_CONN_LISTEN_INTERVAL cpu_to_le16(0xA)
  413. static __le16 iwl3945_adjust_beacon_interval(u16 beacon_val)
  414. {
  415. u16 new_val = 0;
  416. u16 beacon_factor = 0;
  417. beacon_factor =
  418. (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  419. / MAX_UCODE_BEACON_INTERVAL;
  420. new_val = beacon_val / beacon_factor;
  421. return cpu_to_le16(new_val);
  422. }
  423. static void iwl3945_setup_rxon_timing(struct iwl_priv *priv)
  424. {
  425. u64 interval_tm_unit;
  426. u64 tsf, result;
  427. unsigned long flags;
  428. struct ieee80211_conf *conf = NULL;
  429. u16 beacon_int = 0;
  430. conf = ieee80211_get_hw_conf(priv->hw);
  431. spin_lock_irqsave(&priv->lock, flags);
  432. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  433. priv->rxon_timing.listen_interval = INTEL_CONN_LISTEN_INTERVAL;
  434. tsf = priv->timestamp;
  435. beacon_int = priv->beacon_int;
  436. spin_unlock_irqrestore(&priv->lock, flags);
  437. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  438. if (beacon_int == 0) {
  439. priv->rxon_timing.beacon_interval = cpu_to_le16(100);
  440. priv->rxon_timing.beacon_init_val = cpu_to_le32(102400);
  441. } else {
  442. priv->rxon_timing.beacon_interval =
  443. cpu_to_le16(beacon_int);
  444. priv->rxon_timing.beacon_interval =
  445. iwl3945_adjust_beacon_interval(
  446. le16_to_cpu(priv->rxon_timing.beacon_interval));
  447. }
  448. priv->rxon_timing.atim_window = 0;
  449. } else {
  450. priv->rxon_timing.beacon_interval =
  451. iwl3945_adjust_beacon_interval(
  452. priv->vif->bss_conf.beacon_int);
  453. /* TODO: we need to get atim_window from upper stack
  454. * for now we set to 0 */
  455. priv->rxon_timing.atim_window = 0;
  456. }
  457. interval_tm_unit =
  458. (le16_to_cpu(priv->rxon_timing.beacon_interval) * 1024);
  459. result = do_div(tsf, interval_tm_unit);
  460. priv->rxon_timing.beacon_init_val =
  461. cpu_to_le32((u32) ((u64) interval_tm_unit - result));
  462. IWL_DEBUG_ASSOC(priv,
  463. "beacon interval %d beacon timer %d beacon tim %d\n",
  464. le16_to_cpu(priv->rxon_timing.beacon_interval),
  465. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  466. le16_to_cpu(priv->rxon_timing.atim_window));
  467. }
  468. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  469. struct ieee80211_tx_info *info,
  470. struct iwl_cmd *cmd,
  471. struct sk_buff *skb_frag,
  472. int sta_id)
  473. {
  474. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  475. struct iwl_hw_key *keyinfo = &priv->stations_39[sta_id].keyinfo;
  476. switch (keyinfo->alg) {
  477. case ALG_CCMP:
  478. tx->sec_ctl = TX_CMD_SEC_CCM;
  479. memcpy(tx->key, keyinfo->key, keyinfo->keylen);
  480. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  481. break;
  482. case ALG_TKIP:
  483. break;
  484. case ALG_WEP:
  485. tx->sec_ctl = TX_CMD_SEC_WEP |
  486. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  487. if (keyinfo->keylen == 13)
  488. tx->sec_ctl |= TX_CMD_SEC_KEY128;
  489. memcpy(&tx->key[3], keyinfo->key, keyinfo->keylen);
  490. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  491. "with key %d\n", info->control.hw_key->hw_key_idx);
  492. break;
  493. default:
  494. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  495. break;
  496. }
  497. }
  498. /*
  499. * handle build REPLY_TX command notification.
  500. */
  501. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  502. struct iwl_cmd *cmd,
  503. struct ieee80211_tx_info *info,
  504. struct ieee80211_hdr *hdr, u8 std_id)
  505. {
  506. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  507. __le32 tx_flags = tx->tx_flags;
  508. __le16 fc = hdr->frame_control;
  509. u8 rc_flags = info->control.rates[0].flags;
  510. tx->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  511. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  512. tx_flags |= TX_CMD_FLG_ACK_MSK;
  513. if (ieee80211_is_mgmt(fc))
  514. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  515. if (ieee80211_is_probe_resp(fc) &&
  516. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  517. tx_flags |= TX_CMD_FLG_TSF_MSK;
  518. } else {
  519. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  520. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  521. }
  522. tx->sta_id = std_id;
  523. if (ieee80211_has_morefrags(fc))
  524. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  525. if (ieee80211_is_data_qos(fc)) {
  526. u8 *qc = ieee80211_get_qos_ctl(hdr);
  527. tx->tid_tspec = qc[0] & 0xf;
  528. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  529. } else {
  530. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  531. }
  532. if (rc_flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  533. tx_flags |= TX_CMD_FLG_RTS_MSK;
  534. tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  535. } else if (rc_flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  536. tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  537. tx_flags |= TX_CMD_FLG_CTS_MSK;
  538. }
  539. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  540. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  541. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  542. if (ieee80211_is_mgmt(fc)) {
  543. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  544. tx->timeout.pm_frame_timeout = cpu_to_le16(3);
  545. else
  546. tx->timeout.pm_frame_timeout = cpu_to_le16(2);
  547. } else {
  548. tx->timeout.pm_frame_timeout = 0;
  549. #ifdef CONFIG_IWLWIFI_LEDS
  550. priv->rxtxpackets += le16_to_cpu(cmd->cmd.tx.len);
  551. #endif
  552. }
  553. tx->driver_txop = 0;
  554. tx->tx_flags = tx_flags;
  555. tx->next_frame_len = 0;
  556. }
  557. /*
  558. * start REPLY_TX command process
  559. */
  560. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  561. {
  562. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  563. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  564. struct iwl3945_tx_cmd *tx;
  565. struct iwl_tx_queue *txq = NULL;
  566. struct iwl_queue *q = NULL;
  567. struct iwl_cmd *out_cmd = NULL;
  568. dma_addr_t phys_addr;
  569. dma_addr_t txcmd_phys;
  570. int txq_id = skb_get_queue_mapping(skb);
  571. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  572. u8 id;
  573. u8 unicast;
  574. u8 sta_id;
  575. u8 tid = 0;
  576. u16 seq_number = 0;
  577. __le16 fc;
  578. u8 wait_write_ptr = 0;
  579. u8 *qc = NULL;
  580. unsigned long flags;
  581. int rc;
  582. spin_lock_irqsave(&priv->lock, flags);
  583. if (iwl_is_rfkill(priv)) {
  584. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  585. goto drop_unlock;
  586. }
  587. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  588. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  589. goto drop_unlock;
  590. }
  591. unicast = !is_multicast_ether_addr(hdr->addr1);
  592. id = 0;
  593. fc = hdr->frame_control;
  594. #ifdef CONFIG_IWLWIFI_DEBUG
  595. if (ieee80211_is_auth(fc))
  596. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  597. else if (ieee80211_is_assoc_req(fc))
  598. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  599. else if (ieee80211_is_reassoc_req(fc))
  600. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  601. #endif
  602. /* drop all data frame if we are not associated */
  603. if (ieee80211_is_data(fc) &&
  604. (!iwl_is_monitor_mode(priv)) && /* packet injection */
  605. (!iwl_is_associated(priv) ||
  606. ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id))) {
  607. IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n");
  608. goto drop_unlock;
  609. }
  610. spin_unlock_irqrestore(&priv->lock, flags);
  611. hdr_len = ieee80211_hdrlen(fc);
  612. /* Find (or create) index into station table for destination station */
  613. sta_id = iwl_get_sta_id(priv, hdr);
  614. if (sta_id == IWL_INVALID_STATION) {
  615. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  616. hdr->addr1);
  617. goto drop;
  618. }
  619. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  620. if (ieee80211_is_data_qos(fc)) {
  621. qc = ieee80211_get_qos_ctl(hdr);
  622. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  623. seq_number = priv->stations_39[sta_id].tid[tid].seq_number &
  624. IEEE80211_SCTL_SEQ;
  625. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  626. (hdr->seq_ctrl &
  627. cpu_to_le16(IEEE80211_SCTL_FRAG));
  628. seq_number += 0x10;
  629. }
  630. /* Descriptor for chosen Tx queue */
  631. txq = &priv->txq[txq_id];
  632. q = &txq->q;
  633. spin_lock_irqsave(&priv->lock, flags);
  634. idx = get_cmd_index(q, q->write_ptr, 0);
  635. /* Set up driver data for this TFD */
  636. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  637. txq->txb[q->write_ptr].skb[0] = skb;
  638. /* Init first empty entry in queue's array of Tx/cmd buffers */
  639. out_cmd = txq->cmd[idx];
  640. tx = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  641. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  642. memset(tx, 0, sizeof(*tx));
  643. /*
  644. * Set up the Tx-command (not MAC!) header.
  645. * Store the chosen Tx queue and TFD index within the sequence field;
  646. * after Tx, uCode's Tx response will return this value so driver can
  647. * locate the frame within the tx queue and do post-tx processing.
  648. */
  649. out_cmd->hdr.cmd = REPLY_TX;
  650. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  651. INDEX_TO_SEQ(q->write_ptr)));
  652. /* Copy MAC header from skb into command buffer */
  653. memcpy(tx->hdr, hdr, hdr_len);
  654. if (info->control.hw_key)
  655. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  656. /* TODO need this for burst mode later on */
  657. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  658. /* set is_hcca to 0; it probably will never be implemented */
  659. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  660. /* Total # bytes to be transmitted */
  661. len = (u16)skb->len;
  662. tx->len = cpu_to_le16(len);
  663. tx->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  664. tx->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  665. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  666. txq->need_update = 1;
  667. if (qc)
  668. priv->stations_39[sta_id].tid[tid].seq_number = seq_number;
  669. } else {
  670. wait_write_ptr = 1;
  671. txq->need_update = 0;
  672. }
  673. IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
  674. le16_to_cpu(out_cmd->hdr.sequence));
  675. IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx->tx_flags));
  676. iwl_print_hex_dump(priv, IWL_DL_TX, tx, sizeof(*tx));
  677. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx->hdr,
  678. ieee80211_hdrlen(fc));
  679. /*
  680. * Use the first empty entry in this queue's command buffer array
  681. * to contain the Tx command and MAC header concatenated together
  682. * (payload data will be in another buffer).
  683. * Size of this varies, due to varying MAC header length.
  684. * If end is not dword aligned, we'll have 2 extra bytes at the end
  685. * of the MAC header (device reads on dword boundaries).
  686. * We'll tell device about this padding later.
  687. */
  688. len = sizeof(struct iwl3945_tx_cmd) +
  689. sizeof(struct iwl_cmd_header) + hdr_len;
  690. len_org = len;
  691. len = (len + 3) & ~3;
  692. if (len_org != len)
  693. len_org = 1;
  694. else
  695. len_org = 0;
  696. /* Physical address of this Tx command's header (not MAC header!),
  697. * within command buffer array. */
  698. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  699. len, PCI_DMA_TODEVICE);
  700. /* we do not map meta data ... so we can safely access address to
  701. * provide to unmap command*/
  702. pci_unmap_addr_set(&out_cmd->meta, mapping, txcmd_phys);
  703. pci_unmap_len_set(&out_cmd->meta, len, len);
  704. /* Add buffer containing Tx command and MAC(!) header to TFD's
  705. * first entry */
  706. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  707. txcmd_phys, len, 1, 0);
  708. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  709. * if any (802.11 null frames have no payload). */
  710. len = skb->len - hdr_len;
  711. if (len) {
  712. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  713. len, PCI_DMA_TODEVICE);
  714. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  715. phys_addr, len,
  716. 0, U32_PAD(len));
  717. }
  718. /* Tell device the write index *just past* this latest filled TFD */
  719. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  720. rc = iwl_txq_update_write_ptr(priv, txq);
  721. spin_unlock_irqrestore(&priv->lock, flags);
  722. if (rc)
  723. return rc;
  724. if ((iwl_queue_space(q) < q->high_mark)
  725. && priv->mac80211_registered) {
  726. if (wait_write_ptr) {
  727. spin_lock_irqsave(&priv->lock, flags);
  728. txq->need_update = 1;
  729. iwl_txq_update_write_ptr(priv, txq);
  730. spin_unlock_irqrestore(&priv->lock, flags);
  731. }
  732. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  733. }
  734. return 0;
  735. drop_unlock:
  736. spin_unlock_irqrestore(&priv->lock, flags);
  737. drop:
  738. return -1;
  739. }
  740. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  741. #include "iwl-spectrum.h"
  742. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  743. #define BEACON_TIME_MASK_HIGH 0xFF000000
  744. #define TIME_UNIT 1024
  745. /*
  746. * extended beacon time format
  747. * time in usec will be changed into a 32-bit value in 8:24 format
  748. * the high 1 byte is the beacon counts
  749. * the lower 3 bytes is the time in usec within one beacon interval
  750. */
  751. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  752. {
  753. u32 quot;
  754. u32 rem;
  755. u32 interval = beacon_interval * 1024;
  756. if (!interval || !usec)
  757. return 0;
  758. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  759. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  760. return (quot << 24) + rem;
  761. }
  762. /* base is usually what we get from ucode with each received frame,
  763. * the same as HW timer counter counting down
  764. */
  765. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  766. {
  767. u32 base_low = base & BEACON_TIME_MASK_LOW;
  768. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  769. u32 interval = beacon_interval * TIME_UNIT;
  770. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  771. (addon & BEACON_TIME_MASK_HIGH);
  772. if (base_low > addon_low)
  773. res += base_low - addon_low;
  774. else if (base_low < addon_low) {
  775. res += interval + base_low - addon_low;
  776. res += (1 << 24);
  777. } else
  778. res += (1 << 24);
  779. return cpu_to_le32(res);
  780. }
  781. static int iwl3945_get_measurement(struct iwl_priv *priv,
  782. struct ieee80211_measurement_params *params,
  783. u8 type)
  784. {
  785. struct iwl_spectrum_cmd spectrum;
  786. struct iwl_rx_packet *res;
  787. struct iwl_host_cmd cmd = {
  788. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  789. .data = (void *)&spectrum,
  790. .meta.flags = CMD_WANT_SKB,
  791. };
  792. u32 add_time = le64_to_cpu(params->start_time);
  793. int rc;
  794. int spectrum_resp_status;
  795. int duration = le16_to_cpu(params->duration);
  796. if (iwl_is_associated(priv))
  797. add_time =
  798. iwl3945_usecs_to_beacons(
  799. le64_to_cpu(params->start_time) - priv->last_tsf,
  800. le16_to_cpu(priv->rxon_timing.beacon_interval));
  801. memset(&spectrum, 0, sizeof(spectrum));
  802. spectrum.channel_count = cpu_to_le16(1);
  803. spectrum.flags =
  804. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  805. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  806. cmd.len = sizeof(spectrum);
  807. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  808. if (iwl_is_associated(priv))
  809. spectrum.start_time =
  810. iwl3945_add_beacon_time(priv->last_beacon_time,
  811. add_time,
  812. le16_to_cpu(priv->rxon_timing.beacon_interval));
  813. else
  814. spectrum.start_time = 0;
  815. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  816. spectrum.channels[0].channel = params->channel;
  817. spectrum.channels[0].type = type;
  818. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  819. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  820. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  821. rc = iwl_send_cmd_sync(priv, &cmd);
  822. if (rc)
  823. return rc;
  824. res = (struct iwl_rx_packet *)cmd.meta.u.skb->data;
  825. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  826. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  827. rc = -EIO;
  828. }
  829. spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
  830. switch (spectrum_resp_status) {
  831. case 0: /* Command will be handled */
  832. if (res->u.spectrum.id != 0xff) {
  833. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  834. res->u.spectrum.id);
  835. priv->measurement_status &= ~MEASUREMENT_READY;
  836. }
  837. priv->measurement_status |= MEASUREMENT_ACTIVE;
  838. rc = 0;
  839. break;
  840. case 1: /* Command will not be handled */
  841. rc = -EAGAIN;
  842. break;
  843. }
  844. dev_kfree_skb_any(cmd.meta.u.skb);
  845. return rc;
  846. }
  847. #endif
  848. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  849. struct iwl_rx_mem_buffer *rxb)
  850. {
  851. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  852. struct iwl_alive_resp *palive;
  853. struct delayed_work *pwork;
  854. palive = &pkt->u.alive_frame;
  855. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  856. "0x%01X 0x%01X\n",
  857. palive->is_valid, palive->ver_type,
  858. palive->ver_subtype);
  859. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  860. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  861. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  862. sizeof(struct iwl_alive_resp));
  863. pwork = &priv->init_alive_start;
  864. } else {
  865. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  866. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  867. sizeof(struct iwl_alive_resp));
  868. pwork = &priv->alive_start;
  869. iwl3945_disable_events(priv);
  870. }
  871. /* We delay the ALIVE response by 5ms to
  872. * give the HW RF Kill time to activate... */
  873. if (palive->is_valid == UCODE_VALID_OK)
  874. queue_delayed_work(priv->workqueue, pwork,
  875. msecs_to_jiffies(5));
  876. else
  877. IWL_WARN(priv, "uCode did not respond OK.\n");
  878. }
  879. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  880. struct iwl_rx_mem_buffer *rxb)
  881. {
  882. #ifdef CONFIG_IWLWIFI_DEBUG
  883. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  884. #endif
  885. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  886. return;
  887. }
  888. static void iwl3945_bg_beacon_update(struct work_struct *work)
  889. {
  890. struct iwl_priv *priv =
  891. container_of(work, struct iwl_priv, beacon_update);
  892. struct sk_buff *beacon;
  893. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  894. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  895. if (!beacon) {
  896. IWL_ERR(priv, "update beacon failed\n");
  897. return;
  898. }
  899. mutex_lock(&priv->mutex);
  900. /* new beacon skb is allocated every time; dispose previous.*/
  901. if (priv->ibss_beacon)
  902. dev_kfree_skb(priv->ibss_beacon);
  903. priv->ibss_beacon = beacon;
  904. mutex_unlock(&priv->mutex);
  905. iwl3945_send_beacon_cmd(priv);
  906. }
  907. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  908. struct iwl_rx_mem_buffer *rxb)
  909. {
  910. #ifdef CONFIG_IWLWIFI_DEBUG
  911. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  912. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  913. u8 rate = beacon->beacon_notify_hdr.rate;
  914. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  915. "tsf %d %d rate %d\n",
  916. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  917. beacon->beacon_notify_hdr.failure_frame,
  918. le32_to_cpu(beacon->ibss_mgr_status),
  919. le32_to_cpu(beacon->high_tsf),
  920. le32_to_cpu(beacon->low_tsf), rate);
  921. #endif
  922. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  923. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  924. queue_work(priv->workqueue, &priv->beacon_update);
  925. }
  926. /* Handle notification from uCode that card's power state is changing
  927. * due to software, hardware, or critical temperature RFKILL */
  928. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  929. struct iwl_rx_mem_buffer *rxb)
  930. {
  931. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  932. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  933. unsigned long status = priv->status;
  934. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  935. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  936. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  937. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  938. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  939. if (flags & HW_CARD_DISABLED)
  940. set_bit(STATUS_RF_KILL_HW, &priv->status);
  941. else
  942. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  943. if (flags & SW_CARD_DISABLED)
  944. set_bit(STATUS_RF_KILL_SW, &priv->status);
  945. else
  946. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  947. iwl_scan_cancel(priv);
  948. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  949. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  950. (test_bit(STATUS_RF_KILL_SW, &status) !=
  951. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  952. queue_work(priv->workqueue, &priv->rf_kill);
  953. else
  954. wake_up_interruptible(&priv->wait_command_queue);
  955. }
  956. /**
  957. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  958. *
  959. * Setup the RX handlers for each of the reply types sent from the uCode
  960. * to the host.
  961. *
  962. * This function chains into the hardware specific files for them to setup
  963. * any hardware specific handlers as well.
  964. */
  965. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  966. {
  967. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  968. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  969. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  970. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  971. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  972. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  973. iwl_rx_pm_debug_statistics_notif;
  974. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  975. /*
  976. * The same handler is used for both the REPLY to a discrete
  977. * statistics request from the host as well as for the periodic
  978. * statistics notifications (after received beacons) from the uCode.
  979. */
  980. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
  981. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  982. iwl_setup_spectrum_handlers(priv);
  983. iwl_setup_rx_scan_handlers(priv);
  984. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  985. /* Set up hardware specific Rx handlers */
  986. iwl3945_hw_rx_handler_setup(priv);
  987. }
  988. /************************** RX-FUNCTIONS ****************************/
  989. /*
  990. * Rx theory of operation
  991. *
  992. * The host allocates 32 DMA target addresses and passes the host address
  993. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  994. * 0 to 31
  995. *
  996. * Rx Queue Indexes
  997. * The host/firmware share two index registers for managing the Rx buffers.
  998. *
  999. * The READ index maps to the first position that the firmware may be writing
  1000. * to -- the driver can read up to (but not including) this position and get
  1001. * good data.
  1002. * The READ index is managed by the firmware once the card is enabled.
  1003. *
  1004. * The WRITE index maps to the last position the driver has read from -- the
  1005. * position preceding WRITE is the last slot the firmware can place a packet.
  1006. *
  1007. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  1008. * WRITE = READ.
  1009. *
  1010. * During initialization, the host sets up the READ queue position to the first
  1011. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  1012. *
  1013. * When the firmware places a packet in a buffer, it will advance the READ index
  1014. * and fire the RX interrupt. The driver can then query the READ index and
  1015. * process as many packets as possible, moving the WRITE index forward as it
  1016. * resets the Rx queue buffers with new memory.
  1017. *
  1018. * The management in the driver is as follows:
  1019. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  1020. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  1021. * to replenish the iwl->rxq->rx_free.
  1022. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  1023. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  1024. * 'processed' and 'read' driver indexes as well)
  1025. * + A received packet is processed and handed to the kernel network stack,
  1026. * detached from the iwl->rxq. The driver 'processed' index is updated.
  1027. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  1028. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  1029. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  1030. * were enough free buffers and RX_STALLED is set it is cleared.
  1031. *
  1032. *
  1033. * Driver sequence:
  1034. *
  1035. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  1036. * iwl3945_rx_queue_restock
  1037. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  1038. * queue, updates firmware pointers, and updates
  1039. * the WRITE index. If insufficient rx_free buffers
  1040. * are available, schedules iwl3945_rx_replenish
  1041. *
  1042. * -- enable interrupts --
  1043. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  1044. * READ INDEX, detaching the SKB from the pool.
  1045. * Moves the packet buffer from queue to rx_used.
  1046. * Calls iwl3945_rx_queue_restock to refill any empty
  1047. * slots.
  1048. * ...
  1049. *
  1050. */
  1051. /**
  1052. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  1053. */
  1054. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  1055. dma_addr_t dma_addr)
  1056. {
  1057. return cpu_to_le32((u32)dma_addr);
  1058. }
  1059. /**
  1060. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  1061. *
  1062. * If there are slots in the RX queue that need to be restocked,
  1063. * and we have free pre-allocated buffers, fill the ranks as much
  1064. * as we can, pulling from rx_free.
  1065. *
  1066. * This moves the 'write' index forward to catch up with 'processed', and
  1067. * also updates the memory address in the firmware to reference the new
  1068. * target buffer.
  1069. */
  1070. static int iwl3945_rx_queue_restock(struct iwl_priv *priv)
  1071. {
  1072. struct iwl_rx_queue *rxq = &priv->rxq;
  1073. struct list_head *element;
  1074. struct iwl_rx_mem_buffer *rxb;
  1075. unsigned long flags;
  1076. int write, rc;
  1077. spin_lock_irqsave(&rxq->lock, flags);
  1078. write = rxq->write & ~0x7;
  1079. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  1080. /* Get next free Rx buffer, remove from free list */
  1081. element = rxq->rx_free.next;
  1082. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  1083. list_del(element);
  1084. /* Point to Rx buffer via next RBD in circular buffer */
  1085. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->real_dma_addr);
  1086. rxq->queue[rxq->write] = rxb;
  1087. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  1088. rxq->free_count--;
  1089. }
  1090. spin_unlock_irqrestore(&rxq->lock, flags);
  1091. /* If the pre-allocated buffer pool is dropping low, schedule to
  1092. * refill it */
  1093. if (rxq->free_count <= RX_LOW_WATERMARK)
  1094. queue_work(priv->workqueue, &priv->rx_replenish);
  1095. /* If we've added more space for the firmware to place data, tell it.
  1096. * Increment device's write pointer in multiples of 8. */
  1097. if ((write != (rxq->write & ~0x7))
  1098. || (abs(rxq->write - rxq->read) > 7)) {
  1099. spin_lock_irqsave(&rxq->lock, flags);
  1100. rxq->need_update = 1;
  1101. spin_unlock_irqrestore(&rxq->lock, flags);
  1102. rc = iwl_rx_queue_update_write_ptr(priv, rxq);
  1103. if (rc)
  1104. return rc;
  1105. }
  1106. return 0;
  1107. }
  1108. /**
  1109. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  1110. *
  1111. * When moving to rx_free an SKB is allocated for the slot.
  1112. *
  1113. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  1114. * This is called as a scheduled work item (except for during initialization)
  1115. */
  1116. static void iwl3945_rx_allocate(struct iwl_priv *priv)
  1117. {
  1118. struct iwl_rx_queue *rxq = &priv->rxq;
  1119. struct list_head *element;
  1120. struct iwl_rx_mem_buffer *rxb;
  1121. unsigned long flags;
  1122. while (1) {
  1123. spin_lock_irqsave(&rxq->lock, flags);
  1124. if (list_empty(&rxq->rx_used)) {
  1125. spin_unlock_irqrestore(&rxq->lock, flags);
  1126. return;
  1127. }
  1128. element = rxq->rx_used.next;
  1129. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  1130. list_del(element);
  1131. spin_unlock_irqrestore(&rxq->lock, flags);
  1132. /* Alloc a new receive buffer */
  1133. rxb->skb =
  1134. alloc_skb(priv->hw_params.rx_buf_size,
  1135. GFP_KERNEL);
  1136. if (!rxb->skb) {
  1137. if (net_ratelimit())
  1138. IWL_CRIT(priv, ": Can not allocate SKB buffers\n");
  1139. /* We don't reschedule replenish work here -- we will
  1140. * call the restock method and if it still needs
  1141. * more buffers it will schedule replenish */
  1142. break;
  1143. }
  1144. /* If radiotap head is required, reserve some headroom here.
  1145. * The physical head count is a variable rx_stats->phy_count.
  1146. * We reserve 4 bytes here. Plus these extra bytes, the
  1147. * headroom of the physical head should be enough for the
  1148. * radiotap head that iwl3945 supported. See iwl3945_rt.
  1149. */
  1150. skb_reserve(rxb->skb, 4);
  1151. /* Get physical address of RB/SKB */
  1152. rxb->real_dma_addr = pci_map_single(priv->pci_dev,
  1153. rxb->skb->data,
  1154. priv->hw_params.rx_buf_size,
  1155. PCI_DMA_FROMDEVICE);
  1156. spin_lock_irqsave(&rxq->lock, flags);
  1157. list_add_tail(&rxb->list, &rxq->rx_free);
  1158. priv->alloc_rxb_skb++;
  1159. rxq->free_count++;
  1160. spin_unlock_irqrestore(&rxq->lock, flags);
  1161. }
  1162. }
  1163. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1164. {
  1165. unsigned long flags;
  1166. int i;
  1167. spin_lock_irqsave(&rxq->lock, flags);
  1168. INIT_LIST_HEAD(&rxq->rx_free);
  1169. INIT_LIST_HEAD(&rxq->rx_used);
  1170. /* Fill the rx_used queue with _all_ of the Rx buffers */
  1171. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  1172. /* In the reset function, these buffers may have been allocated
  1173. * to an SKB, so we need to unmap and free potential storage */
  1174. if (rxq->pool[i].skb != NULL) {
  1175. pci_unmap_single(priv->pci_dev,
  1176. rxq->pool[i].real_dma_addr,
  1177. priv->hw_params.rx_buf_size,
  1178. PCI_DMA_FROMDEVICE);
  1179. priv->alloc_rxb_skb--;
  1180. dev_kfree_skb(rxq->pool[i].skb);
  1181. rxq->pool[i].skb = NULL;
  1182. }
  1183. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  1184. }
  1185. /* Set us so that we have processed and used all buffers, but have
  1186. * not restocked the Rx queue with fresh buffers */
  1187. rxq->read = rxq->write = 0;
  1188. rxq->free_count = 0;
  1189. spin_unlock_irqrestore(&rxq->lock, flags);
  1190. }
  1191. void iwl3945_rx_replenish(void *data)
  1192. {
  1193. struct iwl_priv *priv = data;
  1194. unsigned long flags;
  1195. iwl3945_rx_allocate(priv);
  1196. spin_lock_irqsave(&priv->lock, flags);
  1197. iwl3945_rx_queue_restock(priv);
  1198. spin_unlock_irqrestore(&priv->lock, flags);
  1199. }
  1200. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1201. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1202. * This free routine walks the list of POOL entries and if SKB is set to
  1203. * non NULL it is unmapped and freed
  1204. */
  1205. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1206. {
  1207. int i;
  1208. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1209. if (rxq->pool[i].skb != NULL) {
  1210. pci_unmap_single(priv->pci_dev,
  1211. rxq->pool[i].real_dma_addr,
  1212. priv->hw_params.rx_buf_size,
  1213. PCI_DMA_FROMDEVICE);
  1214. dev_kfree_skb(rxq->pool[i].skb);
  1215. }
  1216. }
  1217. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1218. rxq->dma_addr);
  1219. pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
  1220. rxq->rb_stts, rxq->rb_stts_dma);
  1221. rxq->bd = NULL;
  1222. rxq->rb_stts = NULL;
  1223. }
  1224. /* Convert linear signal-to-noise ratio into dB */
  1225. static u8 ratio2dB[100] = {
  1226. /* 0 1 2 3 4 5 6 7 8 9 */
  1227. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1228. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1229. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1230. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1231. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1232. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1233. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1234. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1235. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1236. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1237. };
  1238. /* Calculates a relative dB value from a ratio of linear
  1239. * (i.e. not dB) signal levels.
  1240. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1241. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1242. {
  1243. /* 1000:1 or higher just report as 60 dB */
  1244. if (sig_ratio >= 1000)
  1245. return 60;
  1246. /* 100:1 or higher, divide by 10 and use table,
  1247. * add 20 dB to make up for divide by 10 */
  1248. if (sig_ratio >= 100)
  1249. return 20 + (int)ratio2dB[sig_ratio/10];
  1250. /* We shouldn't see this */
  1251. if (sig_ratio < 1)
  1252. return 0;
  1253. /* Use table for ratios 1:1 - 99:1 */
  1254. return (int)ratio2dB[sig_ratio];
  1255. }
  1256. #define PERFECT_RSSI (-20) /* dBm */
  1257. #define WORST_RSSI (-95) /* dBm */
  1258. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  1259. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  1260. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  1261. * about formulas used below. */
  1262. int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
  1263. {
  1264. int sig_qual;
  1265. int degradation = PERFECT_RSSI - rssi_dbm;
  1266. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  1267. * as indicator; formula is (signal dbm - noise dbm).
  1268. * SNR at or above 40 is a great signal (100%).
  1269. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  1270. * Weakest usable signal is usually 10 - 15 dB SNR. */
  1271. if (noise_dbm) {
  1272. if (rssi_dbm - noise_dbm >= 40)
  1273. return 100;
  1274. else if (rssi_dbm < noise_dbm)
  1275. return 0;
  1276. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  1277. /* Else use just the signal level.
  1278. * This formula is a least squares fit of data points collected and
  1279. * compared with a reference system that had a percentage (%) display
  1280. * for signal quality. */
  1281. } else
  1282. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  1283. (15 * RSSI_RANGE + 62 * degradation)) /
  1284. (RSSI_RANGE * RSSI_RANGE);
  1285. if (sig_qual > 100)
  1286. sig_qual = 100;
  1287. else if (sig_qual < 1)
  1288. sig_qual = 0;
  1289. return sig_qual;
  1290. }
  1291. /**
  1292. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1293. *
  1294. * Uses the priv->rx_handlers callback function array to invoke
  1295. * the appropriate handlers, including command responses,
  1296. * frame-received notifications, and other notifications.
  1297. */
  1298. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1299. {
  1300. struct iwl_rx_mem_buffer *rxb;
  1301. struct iwl_rx_packet *pkt;
  1302. struct iwl_rx_queue *rxq = &priv->rxq;
  1303. u32 r, i;
  1304. int reclaim;
  1305. unsigned long flags;
  1306. u8 fill_rx = 0;
  1307. u32 count = 8;
  1308. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1309. * buffer that the driver may process (last buffer filled by ucode). */
  1310. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1311. i = rxq->read;
  1312. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  1313. fill_rx = 1;
  1314. /* Rx interrupt, but nothing sent from uCode */
  1315. if (i == r)
  1316. IWL_DEBUG(priv, IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i);
  1317. while (i != r) {
  1318. rxb = rxq->queue[i];
  1319. /* If an RXB doesn't have a Rx queue slot associated with it,
  1320. * then a bug has been introduced in the queue refilling
  1321. * routines -- catch it here */
  1322. BUG_ON(rxb == NULL);
  1323. rxq->queue[i] = NULL;
  1324. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  1325. priv->hw_params.rx_buf_size,
  1326. PCI_DMA_FROMDEVICE);
  1327. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1328. /* Reclaim a command buffer only if this packet is a response
  1329. * to a (driver-originated) command.
  1330. * If the packet (e.g. Rx frame) originated from uCode,
  1331. * there is no command buffer to reclaim.
  1332. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1333. * but apparently a few don't get set; catch them here. */
  1334. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1335. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1336. (pkt->hdr.cmd != REPLY_TX);
  1337. /* Based on type of command response or notification,
  1338. * handle those that need handling via function in
  1339. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1340. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1341. IWL_DEBUG(priv, IWL_DL_HCMD | IWL_DL_RX | IWL_DL_ISR,
  1342. "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1343. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1344. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1345. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1346. } else {
  1347. /* No handling needed */
  1348. IWL_DEBUG(priv, IWL_DL_HCMD | IWL_DL_RX | IWL_DL_ISR,
  1349. "r %d i %d No handler needed for %s, 0x%02x\n",
  1350. r, i, get_cmd_string(pkt->hdr.cmd),
  1351. pkt->hdr.cmd);
  1352. }
  1353. if (reclaim) {
  1354. /* Invoke any callbacks, transfer the skb to caller, and
  1355. * fire off the (possibly) blocking iwl_send_cmd()
  1356. * as we reclaim the driver command queue */
  1357. if (rxb && rxb->skb)
  1358. iwl_tx_cmd_complete(priv, rxb);
  1359. else
  1360. IWL_WARN(priv, "Claim null rxb?\n");
  1361. }
  1362. /* For now we just don't re-use anything. We can tweak this
  1363. * later to try and re-use notification packets and SKBs that
  1364. * fail to Rx correctly */
  1365. if (rxb->skb != NULL) {
  1366. priv->alloc_rxb_skb--;
  1367. dev_kfree_skb_any(rxb->skb);
  1368. rxb->skb = NULL;
  1369. }
  1370. spin_lock_irqsave(&rxq->lock, flags);
  1371. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  1372. spin_unlock_irqrestore(&rxq->lock, flags);
  1373. i = (i + 1) & RX_QUEUE_MASK;
  1374. /* If there are a lot of unused frames,
  1375. * restock the Rx queue so ucode won't assert. */
  1376. if (fill_rx) {
  1377. count++;
  1378. if (count >= 8) {
  1379. priv->rxq.read = i;
  1380. iwl3945_rx_queue_restock(priv);
  1381. count = 0;
  1382. }
  1383. }
  1384. }
  1385. /* Backtrack one entry */
  1386. priv->rxq.read = i;
  1387. iwl3945_rx_queue_restock(priv);
  1388. }
  1389. /* call this function to flush any scheduled tasklet */
  1390. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1391. {
  1392. /* wait to make sure we flush pending tasklet*/
  1393. synchronize_irq(priv->pci_dev->irq);
  1394. tasklet_kill(&priv->irq_tasklet);
  1395. }
  1396. static const char *desc_lookup(int i)
  1397. {
  1398. switch (i) {
  1399. case 1:
  1400. return "FAIL";
  1401. case 2:
  1402. return "BAD_PARAM";
  1403. case 3:
  1404. return "BAD_CHECKSUM";
  1405. case 4:
  1406. return "NMI_INTERRUPT";
  1407. case 5:
  1408. return "SYSASSERT";
  1409. case 6:
  1410. return "FATAL_ERROR";
  1411. }
  1412. return "UNKNOWN";
  1413. }
  1414. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1415. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1416. static void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1417. {
  1418. u32 i;
  1419. u32 desc, time, count, base, data1;
  1420. u32 blink1, blink2, ilink1, ilink2;
  1421. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1422. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1423. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1424. return;
  1425. }
  1426. count = iwl_read_targ_mem(priv, base);
  1427. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1428. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1429. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1430. priv->status, count);
  1431. }
  1432. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1433. "ilink1 nmiPC Line\n");
  1434. for (i = ERROR_START_OFFSET;
  1435. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1436. i += ERROR_ELEM_SIZE) {
  1437. desc = iwl_read_targ_mem(priv, base + i);
  1438. time =
  1439. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1440. blink1 =
  1441. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1442. blink2 =
  1443. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1444. ilink1 =
  1445. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1446. ilink2 =
  1447. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1448. data1 =
  1449. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1450. IWL_ERR(priv,
  1451. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1452. desc_lookup(desc), desc, time, blink1, blink2,
  1453. ilink1, ilink2, data1);
  1454. }
  1455. }
  1456. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1457. /**
  1458. * iwl3945_print_event_log - Dump error event log to syslog
  1459. *
  1460. */
  1461. static void iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1462. u32 num_events, u32 mode)
  1463. {
  1464. u32 i;
  1465. u32 base; /* SRAM byte address of event log header */
  1466. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1467. u32 ptr; /* SRAM byte address of log data */
  1468. u32 ev, time, data; /* event log data */
  1469. if (num_events == 0)
  1470. return;
  1471. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1472. if (mode == 0)
  1473. event_size = 2 * sizeof(u32);
  1474. else
  1475. event_size = 3 * sizeof(u32);
  1476. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1477. /* "time" is actually "data" for mode 0 (no timestamp).
  1478. * place event id # at far right for easier visual parsing. */
  1479. for (i = 0; i < num_events; i++) {
  1480. ev = iwl_read_targ_mem(priv, ptr);
  1481. ptr += sizeof(u32);
  1482. time = iwl_read_targ_mem(priv, ptr);
  1483. ptr += sizeof(u32);
  1484. if (mode == 0) {
  1485. /* data, ev */
  1486. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1487. } else {
  1488. data = iwl_read_targ_mem(priv, ptr);
  1489. ptr += sizeof(u32);
  1490. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n", time, data, ev);
  1491. }
  1492. }
  1493. }
  1494. static void iwl3945_dump_nic_event_log(struct iwl_priv *priv)
  1495. {
  1496. u32 base; /* SRAM byte address of event log header */
  1497. u32 capacity; /* event log capacity in # entries */
  1498. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1499. u32 num_wraps; /* # times uCode wrapped to top of log */
  1500. u32 next_entry; /* index of next entry to be written by uCode */
  1501. u32 size; /* # entries that we'll print */
  1502. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1503. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1504. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1505. return;
  1506. }
  1507. /* event log header */
  1508. capacity = iwl_read_targ_mem(priv, base);
  1509. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1510. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1511. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1512. size = num_wraps ? capacity : next_entry;
  1513. /* bail out if nothing in log */
  1514. if (size == 0) {
  1515. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1516. return;
  1517. }
  1518. IWL_ERR(priv, "Start IWL Event Log Dump: display count %d, wraps %d\n",
  1519. size, num_wraps);
  1520. /* if uCode has wrapped back to top of log, start at the oldest entry,
  1521. * i.e the next one that uCode would fill. */
  1522. if (num_wraps)
  1523. iwl3945_print_event_log(priv, next_entry,
  1524. capacity - next_entry, mode);
  1525. /* (then/else) start at top of log */
  1526. iwl3945_print_event_log(priv, 0, next_entry, mode);
  1527. }
  1528. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1529. {
  1530. u32 inta, handled = 0;
  1531. u32 inta_fh;
  1532. unsigned long flags;
  1533. #ifdef CONFIG_IWLWIFI_DEBUG
  1534. u32 inta_mask;
  1535. #endif
  1536. spin_lock_irqsave(&priv->lock, flags);
  1537. /* Ack/clear/reset pending uCode interrupts.
  1538. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1539. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1540. inta = iwl_read32(priv, CSR_INT);
  1541. iwl_write32(priv, CSR_INT, inta);
  1542. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1543. * Any new interrupts that happen after this, either while we're
  1544. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1545. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1546. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1547. #ifdef CONFIG_IWLWIFI_DEBUG
  1548. if (priv->debug_level & IWL_DL_ISR) {
  1549. /* just for debug */
  1550. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1551. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1552. inta, inta_mask, inta_fh);
  1553. }
  1554. #endif
  1555. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1556. * atomic, make sure that inta covers all the interrupts that
  1557. * we've discovered, even if FH interrupt came in just after
  1558. * reading CSR_INT. */
  1559. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1560. inta |= CSR_INT_BIT_FH_RX;
  1561. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1562. inta |= CSR_INT_BIT_FH_TX;
  1563. /* Now service all interrupt bits discovered above. */
  1564. if (inta & CSR_INT_BIT_HW_ERR) {
  1565. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  1566. /* Tell the device to stop sending interrupts */
  1567. iwl_disable_interrupts(priv);
  1568. priv->isr_stats.hw++;
  1569. iwl_irq_handle_error(priv);
  1570. handled |= CSR_INT_BIT_HW_ERR;
  1571. spin_unlock_irqrestore(&priv->lock, flags);
  1572. return;
  1573. }
  1574. #ifdef CONFIG_IWLWIFI_DEBUG
  1575. if (priv->debug_level & (IWL_DL_ISR)) {
  1576. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1577. if (inta & CSR_INT_BIT_SCD) {
  1578. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1579. "the frame/frames.\n");
  1580. priv->isr_stats.sch++;
  1581. }
  1582. /* Alive notification via Rx interrupt will do the real work */
  1583. if (inta & CSR_INT_BIT_ALIVE) {
  1584. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1585. priv->isr_stats.alive++;
  1586. }
  1587. }
  1588. #endif
  1589. /* Safely ignore these bits for debug checks below */
  1590. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1591. /* Error detected by uCode */
  1592. if (inta & CSR_INT_BIT_SW_ERR) {
  1593. IWL_ERR(priv, "Microcode SW error detected. "
  1594. "Restarting 0x%X.\n", inta);
  1595. priv->isr_stats.sw++;
  1596. priv->isr_stats.sw_err = inta;
  1597. iwl_irq_handle_error(priv);
  1598. handled |= CSR_INT_BIT_SW_ERR;
  1599. }
  1600. /* uCode wakes up after power-down sleep */
  1601. if (inta & CSR_INT_BIT_WAKEUP) {
  1602. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1603. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1604. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1605. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1606. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1607. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1608. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1609. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1610. priv->isr_stats.wakeup++;
  1611. handled |= CSR_INT_BIT_WAKEUP;
  1612. }
  1613. /* All uCode command responses, including Tx command responses,
  1614. * Rx "responses" (frame-received notification), and other
  1615. * notifications from uCode come through here*/
  1616. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1617. iwl3945_rx_handle(priv);
  1618. priv->isr_stats.rx++;
  1619. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1620. }
  1621. if (inta & CSR_INT_BIT_FH_TX) {
  1622. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1623. priv->isr_stats.tx++;
  1624. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1625. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1626. (FH39_SRVC_CHNL), 0x0);
  1627. handled |= CSR_INT_BIT_FH_TX;
  1628. }
  1629. if (inta & ~handled) {
  1630. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1631. priv->isr_stats.unhandled++;
  1632. }
  1633. if (inta & ~CSR_INI_SET_MASK) {
  1634. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1635. inta & ~CSR_INI_SET_MASK);
  1636. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1637. }
  1638. /* Re-enable all interrupts */
  1639. /* only Re-enable if disabled by irq */
  1640. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1641. iwl_enable_interrupts(priv);
  1642. #ifdef CONFIG_IWLWIFI_DEBUG
  1643. if (priv->debug_level & (IWL_DL_ISR)) {
  1644. inta = iwl_read32(priv, CSR_INT);
  1645. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1646. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1647. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1648. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1649. }
  1650. #endif
  1651. spin_unlock_irqrestore(&priv->lock, flags);
  1652. }
  1653. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1654. enum ieee80211_band band,
  1655. u8 is_active, u8 n_probes,
  1656. struct iwl3945_scan_channel *scan_ch)
  1657. {
  1658. const struct ieee80211_channel *channels = NULL;
  1659. const struct ieee80211_supported_band *sband;
  1660. const struct iwl_channel_info *ch_info;
  1661. u16 passive_dwell = 0;
  1662. u16 active_dwell = 0;
  1663. int added, i;
  1664. sband = iwl_get_hw_mode(priv, band);
  1665. if (!sband)
  1666. return 0;
  1667. channels = sband->channels;
  1668. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1669. passive_dwell = iwl_get_passive_dwell_time(priv, band);
  1670. if (passive_dwell <= active_dwell)
  1671. passive_dwell = active_dwell + 1;
  1672. for (i = 0, added = 0; i < sband->n_channels; i++) {
  1673. if (channels[i].flags & IEEE80211_CHAN_DISABLED)
  1674. continue;
  1675. scan_ch->channel = channels[i].hw_value;
  1676. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1677. if (!is_channel_valid(ch_info)) {
  1678. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1679. scan_ch->channel);
  1680. continue;
  1681. }
  1682. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1683. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1684. /* If passive , set up for auto-switch
  1685. * and use long active_dwell time.
  1686. */
  1687. if (!is_active || is_channel_passive(ch_info) ||
  1688. (channels[i].flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1689. scan_ch->type = 0; /* passive */
  1690. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1691. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1692. } else {
  1693. scan_ch->type = 1; /* active */
  1694. }
  1695. /* Set direct probe bits. These may be used both for active
  1696. * scan channels (probes gets sent right away),
  1697. * or for passive channels (probes get se sent only after
  1698. * hearing clear Rx packet).*/
  1699. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1700. if (n_probes)
  1701. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1702. } else {
  1703. /* uCode v1 does not allow setting direct probe bits on
  1704. * passive channel. */
  1705. if ((scan_ch->type & 1) && n_probes)
  1706. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1707. }
  1708. /* Set txpower levels to defaults */
  1709. scan_ch->tpc.dsp_atten = 110;
  1710. /* scan_pwr_info->tpc.dsp_atten; */
  1711. /*scan_pwr_info->tpc.tx_gain; */
  1712. if (band == IEEE80211_BAND_5GHZ)
  1713. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1714. else {
  1715. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1716. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1717. * power level:
  1718. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1719. */
  1720. }
  1721. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1722. scan_ch->channel,
  1723. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1724. (scan_ch->type & 1) ?
  1725. active_dwell : passive_dwell);
  1726. scan_ch++;
  1727. added++;
  1728. }
  1729. IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
  1730. return added;
  1731. }
  1732. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1733. struct ieee80211_rate *rates)
  1734. {
  1735. int i;
  1736. for (i = 0; i < IWL_RATE_COUNT; i++) {
  1737. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1738. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1739. rates[i].hw_value_short = i;
  1740. rates[i].flags = 0;
  1741. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1742. /*
  1743. * If CCK != 1M then set short preamble rate flag.
  1744. */
  1745. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1746. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1747. }
  1748. }
  1749. }
  1750. /******************************************************************************
  1751. *
  1752. * uCode download functions
  1753. *
  1754. ******************************************************************************/
  1755. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1756. {
  1757. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1758. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1759. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1760. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1761. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1762. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1763. }
  1764. /**
  1765. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1766. * looking at all data.
  1767. */
  1768. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1769. {
  1770. u32 val;
  1771. u32 save_len = len;
  1772. int rc = 0;
  1773. u32 errcnt;
  1774. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1775. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1776. IWL39_RTC_INST_LOWER_BOUND);
  1777. errcnt = 0;
  1778. for (; len > 0; len -= sizeof(u32), image++) {
  1779. /* read data comes through single port, auto-incr addr */
  1780. /* NOTE: Use the debugless read so we don't flood kernel log
  1781. * if IWL_DL_IO is set */
  1782. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1783. if (val != le32_to_cpu(*image)) {
  1784. IWL_ERR(priv, "uCode INST section is invalid at "
  1785. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1786. save_len - len, val, le32_to_cpu(*image));
  1787. rc = -EIO;
  1788. errcnt++;
  1789. if (errcnt >= 20)
  1790. break;
  1791. }
  1792. }
  1793. if (!errcnt)
  1794. IWL_DEBUG_INFO(priv,
  1795. "ucode image in INSTRUCTION memory is good\n");
  1796. return rc;
  1797. }
  1798. /**
  1799. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1800. * using sample data 100 bytes apart. If these sample points are good,
  1801. * it's a pretty good bet that everything between them is good, too.
  1802. */
  1803. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1804. {
  1805. u32 val;
  1806. int rc = 0;
  1807. u32 errcnt = 0;
  1808. u32 i;
  1809. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1810. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1811. /* read data comes through single port, auto-incr addr */
  1812. /* NOTE: Use the debugless read so we don't flood kernel log
  1813. * if IWL_DL_IO is set */
  1814. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1815. i + IWL39_RTC_INST_LOWER_BOUND);
  1816. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1817. if (val != le32_to_cpu(*image)) {
  1818. #if 0 /* Enable this if you want to see details */
  1819. IWL_ERR(priv, "uCode INST section is invalid at "
  1820. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1821. i, val, *image);
  1822. #endif
  1823. rc = -EIO;
  1824. errcnt++;
  1825. if (errcnt >= 3)
  1826. break;
  1827. }
  1828. }
  1829. return rc;
  1830. }
  1831. /**
  1832. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1833. * and verify its contents
  1834. */
  1835. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1836. {
  1837. __le32 *image;
  1838. u32 len;
  1839. int rc = 0;
  1840. /* Try bootstrap */
  1841. image = (__le32 *)priv->ucode_boot.v_addr;
  1842. len = priv->ucode_boot.len;
  1843. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1844. if (rc == 0) {
  1845. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1846. return 0;
  1847. }
  1848. /* Try initialize */
  1849. image = (__le32 *)priv->ucode_init.v_addr;
  1850. len = priv->ucode_init.len;
  1851. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1852. if (rc == 0) {
  1853. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1854. return 0;
  1855. }
  1856. /* Try runtime/protocol */
  1857. image = (__le32 *)priv->ucode_code.v_addr;
  1858. len = priv->ucode_code.len;
  1859. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1860. if (rc == 0) {
  1861. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1862. return 0;
  1863. }
  1864. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1865. /* Since nothing seems to match, show first several data entries in
  1866. * instruction SRAM, so maybe visual inspection will give a clue.
  1867. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1868. image = (__le32 *)priv->ucode_boot.v_addr;
  1869. len = priv->ucode_boot.len;
  1870. rc = iwl3945_verify_inst_full(priv, image, len);
  1871. return rc;
  1872. }
  1873. static void iwl3945_nic_start(struct iwl_priv *priv)
  1874. {
  1875. /* Remove all resets to allow NIC to operate */
  1876. iwl_write32(priv, CSR_RESET, 0);
  1877. }
  1878. /**
  1879. * iwl3945_read_ucode - Read uCode images from disk file.
  1880. *
  1881. * Copy into buffers for card to fetch via bus-mastering
  1882. */
  1883. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1884. {
  1885. struct iwl_ucode *ucode;
  1886. int ret = -EINVAL, index;
  1887. const struct firmware *ucode_raw;
  1888. /* firmware file name contains uCode/driver compatibility version */
  1889. const char *name_pre = priv->cfg->fw_name_pre;
  1890. const unsigned int api_max = priv->cfg->ucode_api_max;
  1891. const unsigned int api_min = priv->cfg->ucode_api_min;
  1892. char buf[25];
  1893. u8 *src;
  1894. size_t len;
  1895. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1896. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1897. * request_firmware() is synchronous, file is in memory on return. */
  1898. for (index = api_max; index >= api_min; index--) {
  1899. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1900. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1901. if (ret < 0) {
  1902. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1903. buf, ret);
  1904. if (ret == -ENOENT)
  1905. continue;
  1906. else
  1907. goto error;
  1908. } else {
  1909. if (index < api_max)
  1910. IWL_ERR(priv, "Loaded firmware %s, "
  1911. "which is deprecated. "
  1912. " Please use API v%u instead.\n",
  1913. buf, api_max);
  1914. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1915. "(%zd bytes) from disk\n",
  1916. buf, ucode_raw->size);
  1917. break;
  1918. }
  1919. }
  1920. if (ret < 0)
  1921. goto error;
  1922. /* Make sure that we got at least our header! */
  1923. if (ucode_raw->size < sizeof(*ucode)) {
  1924. IWL_ERR(priv, "File size way too small!\n");
  1925. ret = -EINVAL;
  1926. goto err_release;
  1927. }
  1928. /* Data from ucode file: header followed by uCode images */
  1929. ucode = (void *)ucode_raw->data;
  1930. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1931. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1932. inst_size = le32_to_cpu(ucode->inst_size);
  1933. data_size = le32_to_cpu(ucode->data_size);
  1934. init_size = le32_to_cpu(ucode->init_size);
  1935. init_data_size = le32_to_cpu(ucode->init_data_size);
  1936. boot_size = le32_to_cpu(ucode->boot_size);
  1937. /* api_ver should match the api version forming part of the
  1938. * firmware filename ... but we don't check for that and only rely
  1939. * on the API version read from firmware header from here on forward */
  1940. if (api_ver < api_min || api_ver > api_max) {
  1941. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1942. "Driver supports v%u, firmware is v%u.\n",
  1943. api_max, api_ver);
  1944. priv->ucode_ver = 0;
  1945. ret = -EINVAL;
  1946. goto err_release;
  1947. }
  1948. if (api_ver != api_max)
  1949. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1950. "got %u. New firmware can be obtained "
  1951. "from http://www.intellinuxwireless.org.\n",
  1952. api_max, api_ver);
  1953. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1954. IWL_UCODE_MAJOR(priv->ucode_ver),
  1955. IWL_UCODE_MINOR(priv->ucode_ver),
  1956. IWL_UCODE_API(priv->ucode_ver),
  1957. IWL_UCODE_SERIAL(priv->ucode_ver));
  1958. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1959. priv->ucode_ver);
  1960. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1961. inst_size);
  1962. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1963. data_size);
  1964. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1965. init_size);
  1966. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1967. init_data_size);
  1968. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1969. boot_size);
  1970. /* Verify size of file vs. image size info in file's header */
  1971. if (ucode_raw->size < sizeof(*ucode) +
  1972. inst_size + data_size + init_size +
  1973. init_data_size + boot_size) {
  1974. IWL_DEBUG_INFO(priv, "uCode file size %zd too small\n",
  1975. ucode_raw->size);
  1976. ret = -EINVAL;
  1977. goto err_release;
  1978. }
  1979. /* Verify that uCode images will fit in card's SRAM */
  1980. if (inst_size > IWL39_MAX_INST_SIZE) {
  1981. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1982. inst_size);
  1983. ret = -EINVAL;
  1984. goto err_release;
  1985. }
  1986. if (data_size > IWL39_MAX_DATA_SIZE) {
  1987. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1988. data_size);
  1989. ret = -EINVAL;
  1990. goto err_release;
  1991. }
  1992. if (init_size > IWL39_MAX_INST_SIZE) {
  1993. IWL_DEBUG_INFO(priv,
  1994. "uCode init instr len %d too large to fit in\n",
  1995. init_size);
  1996. ret = -EINVAL;
  1997. goto err_release;
  1998. }
  1999. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  2000. IWL_DEBUG_INFO(priv,
  2001. "uCode init data len %d too large to fit in\n",
  2002. init_data_size);
  2003. ret = -EINVAL;
  2004. goto err_release;
  2005. }
  2006. if (boot_size > IWL39_MAX_BSM_SIZE) {
  2007. IWL_DEBUG_INFO(priv,
  2008. "uCode boot instr len %d too large to fit in\n",
  2009. boot_size);
  2010. ret = -EINVAL;
  2011. goto err_release;
  2012. }
  2013. /* Allocate ucode buffers for card's bus-master loading ... */
  2014. /* Runtime instructions and 2 copies of data:
  2015. * 1) unmodified from disk
  2016. * 2) backup cache for save/restore during power-downs */
  2017. priv->ucode_code.len = inst_size;
  2018. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  2019. priv->ucode_data.len = data_size;
  2020. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  2021. priv->ucode_data_backup.len = data_size;
  2022. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  2023. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  2024. !priv->ucode_data_backup.v_addr)
  2025. goto err_pci_alloc;
  2026. /* Initialization instructions and data */
  2027. if (init_size && init_data_size) {
  2028. priv->ucode_init.len = init_size;
  2029. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  2030. priv->ucode_init_data.len = init_data_size;
  2031. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  2032. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  2033. goto err_pci_alloc;
  2034. }
  2035. /* Bootstrap (instructions only, no data) */
  2036. if (boot_size) {
  2037. priv->ucode_boot.len = boot_size;
  2038. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  2039. if (!priv->ucode_boot.v_addr)
  2040. goto err_pci_alloc;
  2041. }
  2042. /* Copy images into buffers for card's bus-master reads ... */
  2043. /* Runtime instructions (first block of data in file) */
  2044. src = &ucode->data[0];
  2045. len = priv->ucode_code.len;
  2046. IWL_DEBUG_INFO(priv,
  2047. "Copying (but not loading) uCode instr len %zd\n", len);
  2048. memcpy(priv->ucode_code.v_addr, src, len);
  2049. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  2050. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  2051. /* Runtime data (2nd block)
  2052. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  2053. src = &ucode->data[inst_size];
  2054. len = priv->ucode_data.len;
  2055. IWL_DEBUG_INFO(priv,
  2056. "Copying (but not loading) uCode data len %zd\n", len);
  2057. memcpy(priv->ucode_data.v_addr, src, len);
  2058. memcpy(priv->ucode_data_backup.v_addr, src, len);
  2059. /* Initialization instructions (3rd block) */
  2060. if (init_size) {
  2061. src = &ucode->data[inst_size + data_size];
  2062. len = priv->ucode_init.len;
  2063. IWL_DEBUG_INFO(priv,
  2064. "Copying (but not loading) init instr len %zd\n", len);
  2065. memcpy(priv->ucode_init.v_addr, src, len);
  2066. }
  2067. /* Initialization data (4th block) */
  2068. if (init_data_size) {
  2069. src = &ucode->data[inst_size + data_size + init_size];
  2070. len = priv->ucode_init_data.len;
  2071. IWL_DEBUG_INFO(priv,
  2072. "Copying (but not loading) init data len %zd\n", len);
  2073. memcpy(priv->ucode_init_data.v_addr, src, len);
  2074. }
  2075. /* Bootstrap instructions (5th block) */
  2076. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  2077. len = priv->ucode_boot.len;
  2078. IWL_DEBUG_INFO(priv,
  2079. "Copying (but not loading) boot instr len %zd\n", len);
  2080. memcpy(priv->ucode_boot.v_addr, src, len);
  2081. /* We have our copies now, allow OS release its copies */
  2082. release_firmware(ucode_raw);
  2083. return 0;
  2084. err_pci_alloc:
  2085. IWL_ERR(priv, "failed to allocate pci memory\n");
  2086. ret = -ENOMEM;
  2087. iwl3945_dealloc_ucode_pci(priv);
  2088. err_release:
  2089. release_firmware(ucode_raw);
  2090. error:
  2091. return ret;
  2092. }
  2093. /**
  2094. * iwl3945_set_ucode_ptrs - Set uCode address location
  2095. *
  2096. * Tell initialization uCode where to find runtime uCode.
  2097. *
  2098. * BSM registers initially contain pointers to initialization uCode.
  2099. * We need to replace them to load runtime uCode inst and data,
  2100. * and to save runtime data when powering down.
  2101. */
  2102. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  2103. {
  2104. dma_addr_t pinst;
  2105. dma_addr_t pdata;
  2106. /* bits 31:0 for 3945 */
  2107. pinst = priv->ucode_code.p_addr;
  2108. pdata = priv->ucode_data_backup.p_addr;
  2109. /* Tell bootstrap uCode where to find image to load */
  2110. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  2111. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  2112. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  2113. priv->ucode_data.len);
  2114. /* Inst byte count must be last to set up, bit 31 signals uCode
  2115. * that all new ptr/size info is in place */
  2116. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  2117. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  2118. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  2119. return 0;
  2120. }
  2121. /**
  2122. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  2123. *
  2124. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  2125. *
  2126. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  2127. */
  2128. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  2129. {
  2130. /* Check alive response for "valid" sign from uCode */
  2131. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  2132. /* We had an error bringing up the hardware, so take it
  2133. * all the way back down so we can try again */
  2134. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  2135. goto restart;
  2136. }
  2137. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  2138. * This is a paranoid check, because we would not have gotten the
  2139. * "initialize" alive if code weren't properly loaded. */
  2140. if (iwl3945_verify_ucode(priv)) {
  2141. /* Runtime instruction load was bad;
  2142. * take it all the way back down so we can try again */
  2143. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  2144. goto restart;
  2145. }
  2146. /* Send pointers to protocol/runtime uCode image ... init code will
  2147. * load and launch runtime uCode, which will send us another "Alive"
  2148. * notification. */
  2149. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  2150. if (iwl3945_set_ucode_ptrs(priv)) {
  2151. /* Runtime instruction load won't happen;
  2152. * take it all the way back down so we can try again */
  2153. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  2154. goto restart;
  2155. }
  2156. return;
  2157. restart:
  2158. queue_work(priv->workqueue, &priv->restart);
  2159. }
  2160. /**
  2161. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2162. * from protocol/runtime uCode (initialization uCode's
  2163. * Alive gets handled by iwl3945_init_alive_start()).
  2164. */
  2165. static void iwl3945_alive_start(struct iwl_priv *priv)
  2166. {
  2167. int thermal_spin = 0;
  2168. u32 rfkill;
  2169. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2170. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2171. /* We had an error bringing up the hardware, so take it
  2172. * all the way back down so we can try again */
  2173. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2174. goto restart;
  2175. }
  2176. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2177. * This is a paranoid check, because we would not have gotten the
  2178. * "runtime" alive if code weren't properly loaded. */
  2179. if (iwl3945_verify_ucode(priv)) {
  2180. /* Runtime instruction load was bad;
  2181. * take it all the way back down so we can try again */
  2182. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2183. goto restart;
  2184. }
  2185. priv->cfg->ops->smgmt->clear_station_table(priv);
  2186. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2187. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2188. if (rfkill & 0x1) {
  2189. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2190. /* if RFKILL is not on, then wait for thermal
  2191. * sensor in adapter to kick in */
  2192. while (iwl3945_hw_get_temperature(priv) == 0) {
  2193. thermal_spin++;
  2194. udelay(10);
  2195. }
  2196. if (thermal_spin)
  2197. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2198. thermal_spin * 10);
  2199. } else
  2200. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2201. /* After the ALIVE response, we can send commands to 3945 uCode */
  2202. set_bit(STATUS_ALIVE, &priv->status);
  2203. if (iwl_is_rfkill(priv))
  2204. return;
  2205. ieee80211_wake_queues(priv->hw);
  2206. priv->active_rate = priv->rates_mask;
  2207. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  2208. iwl_power_update_mode(priv, false);
  2209. if (iwl_is_associated(priv)) {
  2210. struct iwl3945_rxon_cmd *active_rxon =
  2211. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2212. memcpy(&priv->staging_rxon, &priv->active_rxon,
  2213. sizeof(priv->staging_rxon));
  2214. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2215. } else {
  2216. /* Initialize our rx_config data */
  2217. iwl_connection_init_rx_config(priv, priv->iw_mode);
  2218. }
  2219. /* Configure Bluetooth device coexistence support */
  2220. iwl_send_bt_config(priv);
  2221. /* Configure the adapter for unassociated operation */
  2222. iwlcore_commit_rxon(priv);
  2223. iwl3945_reg_txpower_periodic(priv);
  2224. iwl3945_led_register(priv);
  2225. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2226. set_bit(STATUS_READY, &priv->status);
  2227. wake_up_interruptible(&priv->wait_command_queue);
  2228. /* reassociate for ADHOC mode */
  2229. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  2230. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  2231. priv->vif);
  2232. if (beacon)
  2233. iwl_mac_beacon_update(priv->hw, beacon);
  2234. }
  2235. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  2236. iwl_set_mode(priv, priv->iw_mode);
  2237. return;
  2238. restart:
  2239. queue_work(priv->workqueue, &priv->restart);
  2240. }
  2241. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2242. static void __iwl3945_down(struct iwl_priv *priv)
  2243. {
  2244. unsigned long flags;
  2245. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2246. struct ieee80211_conf *conf = NULL;
  2247. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2248. conf = ieee80211_get_hw_conf(priv->hw);
  2249. if (!exit_pending)
  2250. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2251. iwl3945_led_unregister(priv);
  2252. priv->cfg->ops->smgmt->clear_station_table(priv);
  2253. /* Unblock any waiting calls */
  2254. wake_up_interruptible_all(&priv->wait_command_queue);
  2255. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2256. * exiting the module */
  2257. if (!exit_pending)
  2258. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2259. /* stop and reset the on-board processor */
  2260. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2261. /* tell the device to stop sending interrupts */
  2262. spin_lock_irqsave(&priv->lock, flags);
  2263. iwl_disable_interrupts(priv);
  2264. spin_unlock_irqrestore(&priv->lock, flags);
  2265. iwl_synchronize_irq(priv);
  2266. if (priv->mac80211_registered)
  2267. ieee80211_stop_queues(priv->hw);
  2268. /* If we have not previously called iwl3945_init() then
  2269. * clear all bits but the RF Kill bits and return */
  2270. if (!iwl_is_init(priv)) {
  2271. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2272. STATUS_RF_KILL_HW |
  2273. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  2274. STATUS_RF_KILL_SW |
  2275. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2276. STATUS_GEO_CONFIGURED |
  2277. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2278. STATUS_EXIT_PENDING;
  2279. goto exit;
  2280. }
  2281. /* ...otherwise clear out all the status bits but the RF Kill
  2282. * bits and continue taking the NIC down. */
  2283. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2284. STATUS_RF_KILL_HW |
  2285. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  2286. STATUS_RF_KILL_SW |
  2287. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2288. STATUS_GEO_CONFIGURED |
  2289. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2290. STATUS_FW_ERROR |
  2291. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2292. STATUS_EXIT_PENDING;
  2293. priv->cfg->ops->lib->apm_ops.reset(priv);
  2294. spin_lock_irqsave(&priv->lock, flags);
  2295. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2296. spin_unlock_irqrestore(&priv->lock, flags);
  2297. iwl3945_hw_txq_ctx_stop(priv);
  2298. iwl3945_hw_rxq_stop(priv);
  2299. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  2300. APMG_CLK_VAL_DMA_CLK_RQT);
  2301. udelay(5);
  2302. if (exit_pending)
  2303. priv->cfg->ops->lib->apm_ops.stop(priv);
  2304. else
  2305. priv->cfg->ops->lib->apm_ops.reset(priv);
  2306. exit:
  2307. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2308. if (priv->ibss_beacon)
  2309. dev_kfree_skb(priv->ibss_beacon);
  2310. priv->ibss_beacon = NULL;
  2311. /* clear out any free frames */
  2312. iwl3945_clear_free_frames(priv);
  2313. }
  2314. static void iwl3945_down(struct iwl_priv *priv)
  2315. {
  2316. mutex_lock(&priv->mutex);
  2317. __iwl3945_down(priv);
  2318. mutex_unlock(&priv->mutex);
  2319. iwl3945_cancel_deferred_work(priv);
  2320. }
  2321. #define MAX_HW_RESTARTS 5
  2322. static int __iwl3945_up(struct iwl_priv *priv)
  2323. {
  2324. int rc, i;
  2325. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2326. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2327. return -EIO;
  2328. }
  2329. if (test_bit(STATUS_RF_KILL_SW, &priv->status)) {
  2330. IWL_WARN(priv, "Radio disabled by SW RF kill (module "
  2331. "parameter)\n");
  2332. return -ENODEV;
  2333. }
  2334. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2335. IWL_ERR(priv, "ucode not available for device bring up\n");
  2336. return -EIO;
  2337. }
  2338. /* If platform's RF_KILL switch is NOT set to KILL */
  2339. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2340. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2341. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2342. else {
  2343. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2344. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2345. return -ENODEV;
  2346. }
  2347. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2348. rc = iwl3945_hw_nic_init(priv);
  2349. if (rc) {
  2350. IWL_ERR(priv, "Unable to int nic\n");
  2351. return rc;
  2352. }
  2353. /* make sure rfkill handshake bits are cleared */
  2354. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2355. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2356. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2357. /* clear (again), then enable host interrupts */
  2358. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2359. iwl_enable_interrupts(priv);
  2360. /* really make sure rfkill handshake bits are cleared */
  2361. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2362. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2363. /* Copy original ucode data image from disk into backup cache.
  2364. * This will be used to initialize the on-board processor's
  2365. * data SRAM for a clean start when the runtime program first loads. */
  2366. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2367. priv->ucode_data.len);
  2368. /* We return success when we resume from suspend and rf_kill is on. */
  2369. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2370. return 0;
  2371. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2372. priv->cfg->ops->smgmt->clear_station_table(priv);
  2373. /* load bootstrap state machine,
  2374. * load bootstrap program into processor's memory,
  2375. * prepare to load the "initialize" uCode */
  2376. priv->cfg->ops->lib->load_ucode(priv);
  2377. if (rc) {
  2378. IWL_ERR(priv,
  2379. "Unable to set up bootstrap uCode: %d\n", rc);
  2380. continue;
  2381. }
  2382. /* start card; "initialize" will load runtime ucode */
  2383. iwl3945_nic_start(priv);
  2384. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2385. return 0;
  2386. }
  2387. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2388. __iwl3945_down(priv);
  2389. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2390. /* tried to restart and config the device for as long as our
  2391. * patience could withstand */
  2392. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2393. return -EIO;
  2394. }
  2395. /*****************************************************************************
  2396. *
  2397. * Workqueue callbacks
  2398. *
  2399. *****************************************************************************/
  2400. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2401. {
  2402. struct iwl_priv *priv =
  2403. container_of(data, struct iwl_priv, init_alive_start.work);
  2404. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2405. return;
  2406. mutex_lock(&priv->mutex);
  2407. iwl3945_init_alive_start(priv);
  2408. mutex_unlock(&priv->mutex);
  2409. }
  2410. static void iwl3945_bg_alive_start(struct work_struct *data)
  2411. {
  2412. struct iwl_priv *priv =
  2413. container_of(data, struct iwl_priv, alive_start.work);
  2414. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2415. return;
  2416. mutex_lock(&priv->mutex);
  2417. iwl3945_alive_start(priv);
  2418. mutex_unlock(&priv->mutex);
  2419. }
  2420. static void iwl3945_rfkill_poll(struct work_struct *data)
  2421. {
  2422. struct iwl_priv *priv =
  2423. container_of(data, struct iwl_priv, rfkill_poll.work);
  2424. unsigned long status = priv->status;
  2425. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2426. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2427. else
  2428. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2429. if (test_bit(STATUS_RF_KILL_HW, &status) != test_bit(STATUS_RF_KILL_HW, &priv->status))
  2430. queue_work(priv->workqueue, &priv->rf_kill);
  2431. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2432. round_jiffies_relative(2 * HZ));
  2433. }
  2434. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  2435. static void iwl3945_bg_request_scan(struct work_struct *data)
  2436. {
  2437. struct iwl_priv *priv =
  2438. container_of(data, struct iwl_priv, request_scan);
  2439. struct iwl_host_cmd cmd = {
  2440. .id = REPLY_SCAN_CMD,
  2441. .len = sizeof(struct iwl3945_scan_cmd),
  2442. .meta.flags = CMD_SIZE_HUGE,
  2443. };
  2444. int rc = 0;
  2445. struct iwl3945_scan_cmd *scan;
  2446. struct ieee80211_conf *conf = NULL;
  2447. u8 n_probes = 0;
  2448. enum ieee80211_band band;
  2449. bool is_active = false;
  2450. conf = ieee80211_get_hw_conf(priv->hw);
  2451. mutex_lock(&priv->mutex);
  2452. if (!iwl_is_ready(priv)) {
  2453. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2454. goto done;
  2455. }
  2456. /* Make sure the scan wasn't canceled before this queued work
  2457. * was given the chance to run... */
  2458. if (!test_bit(STATUS_SCANNING, &priv->status))
  2459. goto done;
  2460. /* This should never be called or scheduled if there is currently
  2461. * a scan active in the hardware. */
  2462. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2463. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2464. "Ignoring second request.\n");
  2465. rc = -EIO;
  2466. goto done;
  2467. }
  2468. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2469. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2470. goto done;
  2471. }
  2472. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2473. IWL_DEBUG_HC(priv,
  2474. "Scan request while abort pending. Queuing.\n");
  2475. goto done;
  2476. }
  2477. if (iwl_is_rfkill(priv)) {
  2478. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2479. goto done;
  2480. }
  2481. if (!test_bit(STATUS_READY, &priv->status)) {
  2482. IWL_DEBUG_HC(priv,
  2483. "Scan request while uninitialized. Queuing.\n");
  2484. goto done;
  2485. }
  2486. if (!priv->scan_bands) {
  2487. IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
  2488. goto done;
  2489. }
  2490. if (!priv->scan) {
  2491. priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2492. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2493. if (!priv->scan) {
  2494. rc = -ENOMEM;
  2495. goto done;
  2496. }
  2497. }
  2498. scan = priv->scan;
  2499. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2500. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2501. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2502. if (iwl_is_associated(priv)) {
  2503. u16 interval = 0;
  2504. u32 extra;
  2505. u32 suspend_time = 100;
  2506. u32 scan_suspend_time = 100;
  2507. unsigned long flags;
  2508. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2509. spin_lock_irqsave(&priv->lock, flags);
  2510. interval = priv->beacon_int;
  2511. spin_unlock_irqrestore(&priv->lock, flags);
  2512. scan->suspend_time = 0;
  2513. scan->max_out_time = cpu_to_le32(200 * 1024);
  2514. if (!interval)
  2515. interval = suspend_time;
  2516. /*
  2517. * suspend time format:
  2518. * 0-19: beacon interval in usec (time before exec.)
  2519. * 20-23: 0
  2520. * 24-31: number of beacons (suspend between channels)
  2521. */
  2522. extra = (suspend_time / interval) << 24;
  2523. scan_suspend_time = 0xFF0FFFFF &
  2524. (extra | ((suspend_time % interval) * 1024));
  2525. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2526. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2527. scan_suspend_time, interval);
  2528. }
  2529. if (priv->scan_request->n_ssids) {
  2530. int i, p = 0;
  2531. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2532. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2533. /* always does wildcard anyway */
  2534. if (!priv->scan_request->ssids[i].ssid_len)
  2535. continue;
  2536. scan->direct_scan[p].id = WLAN_EID_SSID;
  2537. scan->direct_scan[p].len =
  2538. priv->scan_request->ssids[i].ssid_len;
  2539. memcpy(scan->direct_scan[p].ssid,
  2540. priv->scan_request->ssids[i].ssid,
  2541. priv->scan_request->ssids[i].ssid_len);
  2542. n_probes++;
  2543. p++;
  2544. }
  2545. is_active = true;
  2546. } else
  2547. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2548. /* We don't build a direct scan probe request; the uCode will do
  2549. * that based on the direct_mask added to each channel entry */
  2550. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2551. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2552. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2553. /* flags + rate selection */
  2554. if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
  2555. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2556. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2557. scan->good_CRC_th = 0;
  2558. band = IEEE80211_BAND_2GHZ;
  2559. } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
  2560. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2561. /*
  2562. * If active scaning is requested but a certain channel
  2563. * is marked passive, we can do active scanning if we
  2564. * detect transmissions.
  2565. */
  2566. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH : 0;
  2567. band = IEEE80211_BAND_5GHZ;
  2568. } else {
  2569. IWL_WARN(priv, "Invalid scan band count\n");
  2570. goto done;
  2571. }
  2572. scan->tx_cmd.len = cpu_to_le16(
  2573. iwl_fill_probe_req(priv,
  2574. (struct ieee80211_mgmt *)scan->data,
  2575. priv->scan_request->ie,
  2576. priv->scan_request->ie_len,
  2577. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2578. /* select Rx antennas */
  2579. scan->flags |= iwl3945_get_antenna_flags(priv);
  2580. if (iwl_is_monitor_mode(priv))
  2581. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  2582. scan->channel_count =
  2583. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2584. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  2585. if (scan->channel_count == 0) {
  2586. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2587. goto done;
  2588. }
  2589. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2590. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2591. cmd.data = scan;
  2592. scan->len = cpu_to_le16(cmd.len);
  2593. set_bit(STATUS_SCAN_HW, &priv->status);
  2594. rc = iwl_send_cmd_sync(priv, &cmd);
  2595. if (rc)
  2596. goto done;
  2597. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2598. IWL_SCAN_CHECK_WATCHDOG);
  2599. mutex_unlock(&priv->mutex);
  2600. return;
  2601. done:
  2602. /* can not perform scan make sure we clear scanning
  2603. * bits from status so next scan request can be performed.
  2604. * if we dont clear scanning status bit here all next scan
  2605. * will fail
  2606. */
  2607. clear_bit(STATUS_SCAN_HW, &priv->status);
  2608. clear_bit(STATUS_SCANNING, &priv->status);
  2609. /* inform mac80211 scan aborted */
  2610. queue_work(priv->workqueue, &priv->scan_completed);
  2611. mutex_unlock(&priv->mutex);
  2612. }
  2613. static void iwl3945_bg_up(struct work_struct *data)
  2614. {
  2615. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  2616. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2617. return;
  2618. mutex_lock(&priv->mutex);
  2619. __iwl3945_up(priv);
  2620. mutex_unlock(&priv->mutex);
  2621. iwl_rfkill_set_hw_state(priv);
  2622. }
  2623. static void iwl3945_bg_restart(struct work_struct *data)
  2624. {
  2625. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2626. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2627. return;
  2628. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2629. mutex_lock(&priv->mutex);
  2630. priv->vif = NULL;
  2631. priv->is_open = 0;
  2632. mutex_unlock(&priv->mutex);
  2633. iwl3945_down(priv);
  2634. ieee80211_restart_hw(priv->hw);
  2635. } else {
  2636. iwl3945_down(priv);
  2637. queue_work(priv->workqueue, &priv->up);
  2638. }
  2639. }
  2640. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2641. {
  2642. struct iwl_priv *priv =
  2643. container_of(data, struct iwl_priv, rx_replenish);
  2644. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2645. return;
  2646. mutex_lock(&priv->mutex);
  2647. iwl3945_rx_replenish(priv);
  2648. mutex_unlock(&priv->mutex);
  2649. }
  2650. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2651. void iwl3945_post_associate(struct iwl_priv *priv)
  2652. {
  2653. int rc = 0;
  2654. struct ieee80211_conf *conf = NULL;
  2655. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2656. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2657. return;
  2658. }
  2659. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2660. priv->assoc_id, priv->active_rxon.bssid_addr);
  2661. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2662. return;
  2663. if (!priv->vif || !priv->is_open)
  2664. return;
  2665. iwl_scan_cancel_timeout(priv, 200);
  2666. conf = ieee80211_get_hw_conf(priv->hw);
  2667. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2668. iwlcore_commit_rxon(priv);
  2669. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2670. iwl3945_setup_rxon_timing(priv);
  2671. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2672. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2673. if (rc)
  2674. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2675. "Attempting to continue.\n");
  2676. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2677. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2678. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2679. priv->assoc_id, priv->beacon_int);
  2680. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2681. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2682. else
  2683. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2684. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2685. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2686. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2687. else
  2688. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2689. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2690. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2691. }
  2692. iwlcore_commit_rxon(priv);
  2693. switch (priv->iw_mode) {
  2694. case NL80211_IFTYPE_STATION:
  2695. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2696. break;
  2697. case NL80211_IFTYPE_ADHOC:
  2698. priv->assoc_id = 1;
  2699. priv->cfg->ops->smgmt->add_station(priv, priv->bssid, 0, 0, NULL);
  2700. iwl3945_sync_sta(priv, IWL_STA_ID,
  2701. (priv->band == IEEE80211_BAND_5GHZ) ?
  2702. IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
  2703. CMD_ASYNC);
  2704. iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
  2705. iwl3945_send_beacon_cmd(priv);
  2706. break;
  2707. default:
  2708. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2709. __func__, priv->iw_mode);
  2710. break;
  2711. }
  2712. iwl_activate_qos(priv, 0);
  2713. /* we have just associated, don't start scan too early */
  2714. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  2715. }
  2716. /*****************************************************************************
  2717. *
  2718. * mac80211 entry point functions
  2719. *
  2720. *****************************************************************************/
  2721. #define UCODE_READY_TIMEOUT (2 * HZ)
  2722. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2723. {
  2724. struct iwl_priv *priv = hw->priv;
  2725. int ret;
  2726. IWL_DEBUG_MAC80211(priv, "enter\n");
  2727. /* we should be verifying the device is ready to be opened */
  2728. mutex_lock(&priv->mutex);
  2729. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  2730. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2731. * ucode filename and max sizes are card-specific. */
  2732. if (!priv->ucode_code.len) {
  2733. ret = iwl3945_read_ucode(priv);
  2734. if (ret) {
  2735. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2736. mutex_unlock(&priv->mutex);
  2737. goto out_release_irq;
  2738. }
  2739. }
  2740. ret = __iwl3945_up(priv);
  2741. mutex_unlock(&priv->mutex);
  2742. iwl_rfkill_set_hw_state(priv);
  2743. if (ret)
  2744. goto out_release_irq;
  2745. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2746. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2747. * mac80211 will not be run successfully. */
  2748. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2749. test_bit(STATUS_READY, &priv->status),
  2750. UCODE_READY_TIMEOUT);
  2751. if (!ret) {
  2752. if (!test_bit(STATUS_READY, &priv->status)) {
  2753. IWL_ERR(priv,
  2754. "Wait for START_ALIVE timeout after %dms.\n",
  2755. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2756. ret = -ETIMEDOUT;
  2757. goto out_release_irq;
  2758. }
  2759. }
  2760. /* ucode is running and will send rfkill notifications,
  2761. * no need to poll the killswitch state anymore */
  2762. cancel_delayed_work(&priv->rfkill_poll);
  2763. priv->is_open = 1;
  2764. IWL_DEBUG_MAC80211(priv, "leave\n");
  2765. return 0;
  2766. out_release_irq:
  2767. priv->is_open = 0;
  2768. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2769. return ret;
  2770. }
  2771. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2772. {
  2773. struct iwl_priv *priv = hw->priv;
  2774. IWL_DEBUG_MAC80211(priv, "enter\n");
  2775. if (!priv->is_open) {
  2776. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2777. return;
  2778. }
  2779. priv->is_open = 0;
  2780. if (iwl_is_ready_rf(priv)) {
  2781. /* stop mac, cancel any scan request and clear
  2782. * RXON_FILTER_ASSOC_MSK BIT
  2783. */
  2784. mutex_lock(&priv->mutex);
  2785. iwl_scan_cancel_timeout(priv, 100);
  2786. mutex_unlock(&priv->mutex);
  2787. }
  2788. iwl3945_down(priv);
  2789. flush_workqueue(priv->workqueue);
  2790. /* start polling the killswitch state again */
  2791. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2792. round_jiffies_relative(2 * HZ));
  2793. IWL_DEBUG_MAC80211(priv, "leave\n");
  2794. }
  2795. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2796. {
  2797. struct iwl_priv *priv = hw->priv;
  2798. IWL_DEBUG_MAC80211(priv, "enter\n");
  2799. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2800. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2801. if (iwl3945_tx_skb(priv, skb))
  2802. dev_kfree_skb_any(skb);
  2803. IWL_DEBUG_MAC80211(priv, "leave\n");
  2804. return NETDEV_TX_OK;
  2805. }
  2806. void iwl3945_config_ap(struct iwl_priv *priv)
  2807. {
  2808. int rc = 0;
  2809. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2810. return;
  2811. /* The following should be done only at AP bring up */
  2812. if (!(iwl_is_associated(priv))) {
  2813. /* RXON - unassoc (to set timing command) */
  2814. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2815. iwlcore_commit_rxon(priv);
  2816. /* RXON Timing */
  2817. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2818. iwl3945_setup_rxon_timing(priv);
  2819. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2820. sizeof(priv->rxon_timing),
  2821. &priv->rxon_timing);
  2822. if (rc)
  2823. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2824. "Attempting to continue.\n");
  2825. /* FIXME: what should be the assoc_id for AP? */
  2826. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2827. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2828. priv->staging_rxon.flags |=
  2829. RXON_FLG_SHORT_PREAMBLE_MSK;
  2830. else
  2831. priv->staging_rxon.flags &=
  2832. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2833. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2834. if (priv->assoc_capability &
  2835. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2836. priv->staging_rxon.flags |=
  2837. RXON_FLG_SHORT_SLOT_MSK;
  2838. else
  2839. priv->staging_rxon.flags &=
  2840. ~RXON_FLG_SHORT_SLOT_MSK;
  2841. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2842. priv->staging_rxon.flags &=
  2843. ~RXON_FLG_SHORT_SLOT_MSK;
  2844. }
  2845. /* restore RXON assoc */
  2846. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2847. iwlcore_commit_rxon(priv);
  2848. priv->cfg->ops->smgmt->add_station(priv, iwl_bcast_addr, 0, 0, NULL);
  2849. }
  2850. iwl3945_send_beacon_cmd(priv);
  2851. /* FIXME - we need to add code here to detect a totally new
  2852. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2853. * clear sta table, add BCAST sta... */
  2854. }
  2855. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2856. struct ieee80211_vif *vif,
  2857. struct ieee80211_sta *sta,
  2858. struct ieee80211_key_conf *key)
  2859. {
  2860. struct iwl_priv *priv = hw->priv;
  2861. const u8 *addr;
  2862. int ret = 0;
  2863. u8 sta_id = IWL_INVALID_STATION;
  2864. u8 static_key;
  2865. IWL_DEBUG_MAC80211(priv, "enter\n");
  2866. if (iwl3945_mod_params.sw_crypto) {
  2867. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2868. return -EOPNOTSUPP;
  2869. }
  2870. addr = sta ? sta->addr : iwl_bcast_addr;
  2871. static_key = !iwl_is_associated(priv);
  2872. if (!static_key) {
  2873. sta_id = priv->cfg->ops->smgmt->find_station(priv, addr);
  2874. if (sta_id == IWL_INVALID_STATION) {
  2875. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2876. addr);
  2877. return -EINVAL;
  2878. }
  2879. }
  2880. mutex_lock(&priv->mutex);
  2881. iwl_scan_cancel_timeout(priv, 100);
  2882. mutex_unlock(&priv->mutex);
  2883. switch (cmd) {
  2884. case SET_KEY:
  2885. if (static_key)
  2886. ret = iwl3945_set_static_key(priv, key);
  2887. else
  2888. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2889. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2890. break;
  2891. case DISABLE_KEY:
  2892. if (static_key)
  2893. ret = iwl3945_remove_static_key(priv);
  2894. else
  2895. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2896. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2897. break;
  2898. default:
  2899. ret = -EINVAL;
  2900. }
  2901. IWL_DEBUG_MAC80211(priv, "leave\n");
  2902. return ret;
  2903. }
  2904. /*****************************************************************************
  2905. *
  2906. * sysfs attributes
  2907. *
  2908. *****************************************************************************/
  2909. #ifdef CONFIG_IWLWIFI_DEBUG
  2910. /*
  2911. * The following adds a new attribute to the sysfs representation
  2912. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2913. * used for controlling the debug level.
  2914. *
  2915. * See the level definitions in iwl for details.
  2916. */
  2917. static ssize_t show_debug_level(struct device *d,
  2918. struct device_attribute *attr, char *buf)
  2919. {
  2920. struct iwl_priv *priv = dev_get_drvdata(d);
  2921. return sprintf(buf, "0x%08X\n", priv->debug_level);
  2922. }
  2923. static ssize_t store_debug_level(struct device *d,
  2924. struct device_attribute *attr,
  2925. const char *buf, size_t count)
  2926. {
  2927. struct iwl_priv *priv = dev_get_drvdata(d);
  2928. unsigned long val;
  2929. int ret;
  2930. ret = strict_strtoul(buf, 0, &val);
  2931. if (ret)
  2932. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2933. else
  2934. priv->debug_level = val;
  2935. return strnlen(buf, count);
  2936. }
  2937. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2938. show_debug_level, store_debug_level);
  2939. #endif /* CONFIG_IWLWIFI_DEBUG */
  2940. static ssize_t show_temperature(struct device *d,
  2941. struct device_attribute *attr, char *buf)
  2942. {
  2943. struct iwl_priv *priv = dev_get_drvdata(d);
  2944. if (!iwl_is_alive(priv))
  2945. return -EAGAIN;
  2946. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2947. }
  2948. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2949. static ssize_t show_tx_power(struct device *d,
  2950. struct device_attribute *attr, char *buf)
  2951. {
  2952. struct iwl_priv *priv = dev_get_drvdata(d);
  2953. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2954. }
  2955. static ssize_t store_tx_power(struct device *d,
  2956. struct device_attribute *attr,
  2957. const char *buf, size_t count)
  2958. {
  2959. struct iwl_priv *priv = dev_get_drvdata(d);
  2960. char *p = (char *)buf;
  2961. u32 val;
  2962. val = simple_strtoul(p, &p, 10);
  2963. if (p == buf)
  2964. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2965. else
  2966. iwl3945_hw_reg_set_txpower(priv, val);
  2967. return count;
  2968. }
  2969. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2970. static ssize_t show_flags(struct device *d,
  2971. struct device_attribute *attr, char *buf)
  2972. {
  2973. struct iwl_priv *priv = dev_get_drvdata(d);
  2974. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2975. }
  2976. static ssize_t store_flags(struct device *d,
  2977. struct device_attribute *attr,
  2978. const char *buf, size_t count)
  2979. {
  2980. struct iwl_priv *priv = dev_get_drvdata(d);
  2981. u32 flags = simple_strtoul(buf, NULL, 0);
  2982. mutex_lock(&priv->mutex);
  2983. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2984. /* Cancel any currently running scans... */
  2985. if (iwl_scan_cancel_timeout(priv, 100))
  2986. IWL_WARN(priv, "Could not cancel scan.\n");
  2987. else {
  2988. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2989. flags);
  2990. priv->staging_rxon.flags = cpu_to_le32(flags);
  2991. iwlcore_commit_rxon(priv);
  2992. }
  2993. }
  2994. mutex_unlock(&priv->mutex);
  2995. return count;
  2996. }
  2997. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2998. static ssize_t show_filter_flags(struct device *d,
  2999. struct device_attribute *attr, char *buf)
  3000. {
  3001. struct iwl_priv *priv = dev_get_drvdata(d);
  3002. return sprintf(buf, "0x%04X\n",
  3003. le32_to_cpu(priv->active_rxon.filter_flags));
  3004. }
  3005. static ssize_t store_filter_flags(struct device *d,
  3006. struct device_attribute *attr,
  3007. const char *buf, size_t count)
  3008. {
  3009. struct iwl_priv *priv = dev_get_drvdata(d);
  3010. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  3011. mutex_lock(&priv->mutex);
  3012. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  3013. /* Cancel any currently running scans... */
  3014. if (iwl_scan_cancel_timeout(priv, 100))
  3015. IWL_WARN(priv, "Could not cancel scan.\n");
  3016. else {
  3017. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  3018. "0x%04X\n", filter_flags);
  3019. priv->staging_rxon.filter_flags =
  3020. cpu_to_le32(filter_flags);
  3021. iwlcore_commit_rxon(priv);
  3022. }
  3023. }
  3024. mutex_unlock(&priv->mutex);
  3025. return count;
  3026. }
  3027. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  3028. store_filter_flags);
  3029. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3030. static ssize_t show_measurement(struct device *d,
  3031. struct device_attribute *attr, char *buf)
  3032. {
  3033. struct iwl_priv *priv = dev_get_drvdata(d);
  3034. struct iwl_spectrum_notification measure_report;
  3035. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  3036. u8 *data = (u8 *)&measure_report;
  3037. unsigned long flags;
  3038. spin_lock_irqsave(&priv->lock, flags);
  3039. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  3040. spin_unlock_irqrestore(&priv->lock, flags);
  3041. return 0;
  3042. }
  3043. memcpy(&measure_report, &priv->measure_report, size);
  3044. priv->measurement_status = 0;
  3045. spin_unlock_irqrestore(&priv->lock, flags);
  3046. while (size && (PAGE_SIZE - len)) {
  3047. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3048. PAGE_SIZE - len, 1);
  3049. len = strlen(buf);
  3050. if (PAGE_SIZE - len)
  3051. buf[len++] = '\n';
  3052. ofs += 16;
  3053. size -= min(size, 16U);
  3054. }
  3055. return len;
  3056. }
  3057. static ssize_t store_measurement(struct device *d,
  3058. struct device_attribute *attr,
  3059. const char *buf, size_t count)
  3060. {
  3061. struct iwl_priv *priv = dev_get_drvdata(d);
  3062. struct ieee80211_measurement_params params = {
  3063. .channel = le16_to_cpu(priv->active_rxon.channel),
  3064. .start_time = cpu_to_le64(priv->last_tsf),
  3065. .duration = cpu_to_le16(1),
  3066. };
  3067. u8 type = IWL_MEASURE_BASIC;
  3068. u8 buffer[32];
  3069. u8 channel;
  3070. if (count) {
  3071. char *p = buffer;
  3072. strncpy(buffer, buf, min(sizeof(buffer), count));
  3073. channel = simple_strtoul(p, NULL, 0);
  3074. if (channel)
  3075. params.channel = channel;
  3076. p = buffer;
  3077. while (*p && *p != ' ')
  3078. p++;
  3079. if (*p)
  3080. type = simple_strtoul(p + 1, NULL, 0);
  3081. }
  3082. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  3083. "channel %d (for '%s')\n", type, params.channel, buf);
  3084. iwl3945_get_measurement(priv, &params, type);
  3085. return count;
  3086. }
  3087. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  3088. show_measurement, store_measurement);
  3089. #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
  3090. static ssize_t store_retry_rate(struct device *d,
  3091. struct device_attribute *attr,
  3092. const char *buf, size_t count)
  3093. {
  3094. struct iwl_priv *priv = dev_get_drvdata(d);
  3095. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  3096. if (priv->retry_rate <= 0)
  3097. priv->retry_rate = 1;
  3098. return count;
  3099. }
  3100. static ssize_t show_retry_rate(struct device *d,
  3101. struct device_attribute *attr, char *buf)
  3102. {
  3103. struct iwl_priv *priv = dev_get_drvdata(d);
  3104. return sprintf(buf, "%d", priv->retry_rate);
  3105. }
  3106. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  3107. store_retry_rate);
  3108. static ssize_t store_power_level(struct device *d,
  3109. struct device_attribute *attr,
  3110. const char *buf, size_t count)
  3111. {
  3112. struct iwl_priv *priv = dev_get_drvdata(d);
  3113. int ret;
  3114. unsigned long mode;
  3115. mutex_lock(&priv->mutex);
  3116. ret = strict_strtoul(buf, 10, &mode);
  3117. if (ret)
  3118. goto out;
  3119. ret = iwl_power_set_user_mode(priv, mode);
  3120. if (ret) {
  3121. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  3122. goto out;
  3123. }
  3124. ret = count;
  3125. out:
  3126. mutex_unlock(&priv->mutex);
  3127. return ret;
  3128. }
  3129. static ssize_t show_power_level(struct device *d,
  3130. struct device_attribute *attr, char *buf)
  3131. {
  3132. struct iwl_priv *priv = dev_get_drvdata(d);
  3133. int mode = priv->power_data.user_power_setting;
  3134. int level = priv->power_data.power_mode;
  3135. char *p = buf;
  3136. p += sprintf(p, "INDEX:%d\t", level);
  3137. p += sprintf(p, "USER:%d\n", mode);
  3138. return p - buf + 1;
  3139. }
  3140. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR,
  3141. show_power_level, store_power_level);
  3142. #define MAX_WX_STRING 80
  3143. /* Values are in microsecond */
  3144. static const s32 timeout_duration[] = {
  3145. 350000,
  3146. 250000,
  3147. 75000,
  3148. 37000,
  3149. 25000,
  3150. };
  3151. static const s32 period_duration[] = {
  3152. 400000,
  3153. 700000,
  3154. 1000000,
  3155. 1000000,
  3156. 1000000
  3157. };
  3158. static ssize_t show_channels(struct device *d,
  3159. struct device_attribute *attr, char *buf)
  3160. {
  3161. /* all this shit doesn't belong into sysfs anyway */
  3162. return 0;
  3163. }
  3164. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  3165. static ssize_t show_statistics(struct device *d,
  3166. struct device_attribute *attr, char *buf)
  3167. {
  3168. struct iwl_priv *priv = dev_get_drvdata(d);
  3169. u32 size = sizeof(struct iwl3945_notif_statistics);
  3170. u32 len = 0, ofs = 0;
  3171. u8 *data = (u8 *)&priv->statistics_39;
  3172. int rc = 0;
  3173. if (!iwl_is_alive(priv))
  3174. return -EAGAIN;
  3175. mutex_lock(&priv->mutex);
  3176. rc = iwl_send_statistics_request(priv, 0);
  3177. mutex_unlock(&priv->mutex);
  3178. if (rc) {
  3179. len = sprintf(buf,
  3180. "Error sending statistics request: 0x%08X\n", rc);
  3181. return len;
  3182. }
  3183. while (size && (PAGE_SIZE - len)) {
  3184. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3185. PAGE_SIZE - len, 1);
  3186. len = strlen(buf);
  3187. if (PAGE_SIZE - len)
  3188. buf[len++] = '\n';
  3189. ofs += 16;
  3190. size -= min(size, 16U);
  3191. }
  3192. return len;
  3193. }
  3194. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  3195. static ssize_t show_antenna(struct device *d,
  3196. struct device_attribute *attr, char *buf)
  3197. {
  3198. struct iwl_priv *priv = dev_get_drvdata(d);
  3199. if (!iwl_is_alive(priv))
  3200. return -EAGAIN;
  3201. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  3202. }
  3203. static ssize_t store_antenna(struct device *d,
  3204. struct device_attribute *attr,
  3205. const char *buf, size_t count)
  3206. {
  3207. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3208. int ant;
  3209. if (count == 0)
  3210. return 0;
  3211. if (sscanf(buf, "%1i", &ant) != 1) {
  3212. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3213. return count;
  3214. }
  3215. if ((ant >= 0) && (ant <= 2)) {
  3216. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3217. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3218. } else
  3219. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3220. return count;
  3221. }
  3222. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3223. static ssize_t show_status(struct device *d,
  3224. struct device_attribute *attr, char *buf)
  3225. {
  3226. struct iwl_priv *priv = dev_get_drvdata(d);
  3227. if (!iwl_is_alive(priv))
  3228. return -EAGAIN;
  3229. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3230. }
  3231. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3232. static ssize_t dump_error_log(struct device *d,
  3233. struct device_attribute *attr,
  3234. const char *buf, size_t count)
  3235. {
  3236. struct iwl_priv *priv = dev_get_drvdata(d);
  3237. char *p = (char *)buf;
  3238. if (p[0] == '1')
  3239. iwl3945_dump_nic_error_log(priv);
  3240. return strnlen(buf, count);
  3241. }
  3242. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3243. static ssize_t dump_event_log(struct device *d,
  3244. struct device_attribute *attr,
  3245. const char *buf, size_t count)
  3246. {
  3247. struct iwl_priv *priv = dev_get_drvdata(d);
  3248. char *p = (char *)buf;
  3249. if (p[0] == '1')
  3250. iwl3945_dump_nic_event_log(priv);
  3251. return strnlen(buf, count);
  3252. }
  3253. static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
  3254. /*****************************************************************************
  3255. *
  3256. * driver setup and tear down
  3257. *
  3258. *****************************************************************************/
  3259. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3260. {
  3261. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3262. init_waitqueue_head(&priv->wait_command_queue);
  3263. INIT_WORK(&priv->up, iwl3945_bg_up);
  3264. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3265. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3266. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  3267. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3268. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3269. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3270. INIT_DELAYED_WORK(&priv->rfkill_poll, iwl3945_rfkill_poll);
  3271. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3272. INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
  3273. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3274. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3275. iwl3945_hw_setup_deferred_work(priv);
  3276. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3277. iwl3945_irq_tasklet, (unsigned long)priv);
  3278. }
  3279. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3280. {
  3281. iwl3945_hw_cancel_deferred_work(priv);
  3282. cancel_delayed_work_sync(&priv->init_alive_start);
  3283. cancel_delayed_work(&priv->scan_check);
  3284. cancel_delayed_work(&priv->alive_start);
  3285. cancel_work_sync(&priv->beacon_update);
  3286. }
  3287. static struct attribute *iwl3945_sysfs_entries[] = {
  3288. &dev_attr_antenna.attr,
  3289. &dev_attr_channels.attr,
  3290. &dev_attr_dump_errors.attr,
  3291. &dev_attr_dump_events.attr,
  3292. &dev_attr_flags.attr,
  3293. &dev_attr_filter_flags.attr,
  3294. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3295. &dev_attr_measurement.attr,
  3296. #endif
  3297. &dev_attr_power_level.attr,
  3298. &dev_attr_retry_rate.attr,
  3299. &dev_attr_statistics.attr,
  3300. &dev_attr_status.attr,
  3301. &dev_attr_temperature.attr,
  3302. &dev_attr_tx_power.attr,
  3303. #ifdef CONFIG_IWLWIFI_DEBUG
  3304. &dev_attr_debug_level.attr,
  3305. #endif
  3306. NULL
  3307. };
  3308. static struct attribute_group iwl3945_attribute_group = {
  3309. .name = NULL, /* put in device directory */
  3310. .attrs = iwl3945_sysfs_entries,
  3311. };
  3312. static struct ieee80211_ops iwl3945_hw_ops = {
  3313. .tx = iwl3945_mac_tx,
  3314. .start = iwl3945_mac_start,
  3315. .stop = iwl3945_mac_stop,
  3316. .add_interface = iwl_mac_add_interface,
  3317. .remove_interface = iwl_mac_remove_interface,
  3318. .config = iwl_mac_config,
  3319. .configure_filter = iwl_configure_filter,
  3320. .set_key = iwl3945_mac_set_key,
  3321. .get_tx_stats = iwl_mac_get_tx_stats,
  3322. .conf_tx = iwl_mac_conf_tx,
  3323. .reset_tsf = iwl_mac_reset_tsf,
  3324. .bss_info_changed = iwl_bss_info_changed,
  3325. .hw_scan = iwl_mac_hw_scan
  3326. };
  3327. static int iwl3945_init_drv(struct iwl_priv *priv)
  3328. {
  3329. int ret;
  3330. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3331. priv->retry_rate = 1;
  3332. priv->ibss_beacon = NULL;
  3333. spin_lock_init(&priv->lock);
  3334. spin_lock_init(&priv->sta_lock);
  3335. spin_lock_init(&priv->hcmd_lock);
  3336. INIT_LIST_HEAD(&priv->free_frames);
  3337. mutex_init(&priv->mutex);
  3338. /* Clear the driver's (not device's) station table */
  3339. priv->cfg->ops->smgmt->clear_station_table(priv);
  3340. priv->data_retry_limit = -1;
  3341. priv->ieee_channels = NULL;
  3342. priv->ieee_rates = NULL;
  3343. priv->band = IEEE80211_BAND_2GHZ;
  3344. priv->iw_mode = NL80211_IFTYPE_STATION;
  3345. iwl_reset_qos(priv);
  3346. priv->qos_data.qos_active = 0;
  3347. priv->qos_data.qos_cap.val = 0;
  3348. priv->rates_mask = IWL_RATES_MASK;
  3349. /* If power management is turned on, default to CAM mode */
  3350. priv->power_mode = IWL_POWER_MODE_CAM;
  3351. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3352. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3353. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3354. eeprom->version);
  3355. ret = -EINVAL;
  3356. goto err;
  3357. }
  3358. ret = iwl_init_channel_map(priv);
  3359. if (ret) {
  3360. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3361. goto err;
  3362. }
  3363. /* Set up txpower settings in driver for all channels */
  3364. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3365. ret = -EIO;
  3366. goto err_free_channel_map;
  3367. }
  3368. ret = iwlcore_init_geos(priv);
  3369. if (ret) {
  3370. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3371. goto err_free_channel_map;
  3372. }
  3373. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3374. return 0;
  3375. err_free_channel_map:
  3376. iwl_free_channel_map(priv);
  3377. err:
  3378. return ret;
  3379. }
  3380. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3381. {
  3382. int ret;
  3383. struct ieee80211_hw *hw = priv->hw;
  3384. hw->rate_control_algorithm = "iwl-3945-rs";
  3385. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3386. /* Tell mac80211 our characteristics */
  3387. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3388. IEEE80211_HW_NOISE_DBM |
  3389. IEEE80211_HW_SPECTRUM_MGMT;
  3390. hw->wiphy->interface_modes =
  3391. BIT(NL80211_IFTYPE_STATION) |
  3392. BIT(NL80211_IFTYPE_ADHOC);
  3393. hw->wiphy->custom_regulatory = true;
  3394. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3395. /* we create the 802.11 header and a zero-length SSID element */
  3396. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  3397. /* Default value; 4 EDCA QOS priorities */
  3398. hw->queues = 4;
  3399. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3400. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3401. &priv->bands[IEEE80211_BAND_2GHZ];
  3402. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3403. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3404. &priv->bands[IEEE80211_BAND_5GHZ];
  3405. ret = ieee80211_register_hw(priv->hw);
  3406. if (ret) {
  3407. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3408. return ret;
  3409. }
  3410. priv->mac80211_registered = 1;
  3411. return 0;
  3412. }
  3413. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3414. {
  3415. int err = 0;
  3416. struct iwl_priv *priv;
  3417. struct ieee80211_hw *hw;
  3418. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3419. struct iwl3945_eeprom *eeprom;
  3420. unsigned long flags;
  3421. /***********************
  3422. * 1. Allocating HW data
  3423. * ********************/
  3424. /* mac80211 allocates memory for this device instance, including
  3425. * space for this driver's private structure */
  3426. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  3427. if (hw == NULL) {
  3428. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  3429. err = -ENOMEM;
  3430. goto out;
  3431. }
  3432. priv = hw->priv;
  3433. SET_IEEE80211_DEV(hw, &pdev->dev);
  3434. if ((iwl3945_mod_params.num_of_queues > IWL39_MAX_NUM_QUEUES) ||
  3435. (iwl3945_mod_params.num_of_queues < IWL_MIN_NUM_QUEUES)) {
  3436. IWL_ERR(priv,
  3437. "invalid queues_num, should be between %d and %d\n",
  3438. IWL_MIN_NUM_QUEUES, IWL39_MAX_NUM_QUEUES);
  3439. err = -EINVAL;
  3440. goto out_ieee80211_free_hw;
  3441. }
  3442. /*
  3443. * Disabling hardware scan means that mac80211 will perform scans
  3444. * "the hard way", rather than using device's scan.
  3445. */
  3446. if (iwl3945_mod_params.disable_hw_scan) {
  3447. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3448. iwl3945_hw_ops.hw_scan = NULL;
  3449. }
  3450. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3451. priv->cfg = cfg;
  3452. priv->pci_dev = pdev;
  3453. #ifdef CONFIG_IWLWIFI_DEBUG
  3454. priv->debug_level = iwl3945_mod_params.debug;
  3455. atomic_set(&priv->restrict_refcnt, 0);
  3456. #endif
  3457. /***************************
  3458. * 2. Initializing PCI bus
  3459. * *************************/
  3460. if (pci_enable_device(pdev)) {
  3461. err = -ENODEV;
  3462. goto out_ieee80211_free_hw;
  3463. }
  3464. pci_set_master(pdev);
  3465. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3466. if (!err)
  3467. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3468. if (err) {
  3469. IWL_WARN(priv, "No suitable DMA available.\n");
  3470. goto out_pci_disable_device;
  3471. }
  3472. pci_set_drvdata(pdev, priv);
  3473. err = pci_request_regions(pdev, DRV_NAME);
  3474. if (err)
  3475. goto out_pci_disable_device;
  3476. /***********************
  3477. * 3. Read REV Register
  3478. * ********************/
  3479. priv->hw_base = pci_iomap(pdev, 0, 0);
  3480. if (!priv->hw_base) {
  3481. err = -ENODEV;
  3482. goto out_pci_release_regions;
  3483. }
  3484. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3485. (unsigned long long) pci_resource_len(pdev, 0));
  3486. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3487. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3488. * PCI Tx retries from interfering with C3 CPU state */
  3489. pci_write_config_byte(pdev, 0x41, 0x00);
  3490. /* this spin lock will be used in apm_ops.init and EEPROM access
  3491. * we should init now
  3492. */
  3493. spin_lock_init(&priv->reg_lock);
  3494. /* amp init */
  3495. err = priv->cfg->ops->lib->apm_ops.init(priv);
  3496. if (err < 0) {
  3497. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  3498. goto out_iounmap;
  3499. }
  3500. /***********************
  3501. * 4. Read EEPROM
  3502. * ********************/
  3503. /* Read the EEPROM */
  3504. err = iwl_eeprom_init(priv);
  3505. if (err) {
  3506. IWL_ERR(priv, "Unable to init EEPROM\n");
  3507. goto out_iounmap;
  3508. }
  3509. /* MAC Address location in EEPROM same for 3945/4965 */
  3510. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3511. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  3512. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3513. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3514. /***********************
  3515. * 5. Setup HW Constants
  3516. * ********************/
  3517. /* Device-specific setup */
  3518. if (iwl3945_hw_set_hw_params(priv)) {
  3519. IWL_ERR(priv, "failed to set hw settings\n");
  3520. goto out_eeprom_free;
  3521. }
  3522. /***********************
  3523. * 6. Setup priv
  3524. * ********************/
  3525. err = iwl3945_init_drv(priv);
  3526. if (err) {
  3527. IWL_ERR(priv, "initializing driver failed\n");
  3528. goto out_unset_hw_params;
  3529. }
  3530. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3531. priv->cfg->name);
  3532. /***********************
  3533. * 7. Setup Services
  3534. * ********************/
  3535. spin_lock_irqsave(&priv->lock, flags);
  3536. iwl_disable_interrupts(priv);
  3537. spin_unlock_irqrestore(&priv->lock, flags);
  3538. pci_enable_msi(priv->pci_dev);
  3539. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  3540. DRV_NAME, priv);
  3541. if (err) {
  3542. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3543. goto out_disable_msi;
  3544. }
  3545. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3546. if (err) {
  3547. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3548. goto out_release_irq;
  3549. }
  3550. iwl_set_rxon_channel(priv,
  3551. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3552. iwl3945_setup_deferred_work(priv);
  3553. iwl3945_setup_rx_handlers(priv);
  3554. /*********************************
  3555. * 8. Setup and Register mac80211
  3556. * *******************************/
  3557. iwl_enable_interrupts(priv);
  3558. err = iwl3945_setup_mac(priv);
  3559. if (err)
  3560. goto out_remove_sysfs;
  3561. err = iwl_dbgfs_register(priv, DRV_NAME);
  3562. if (err)
  3563. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3564. err = iwl_rfkill_init(priv);
  3565. if (err)
  3566. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  3567. "Ignoring error: %d\n", err);
  3568. else
  3569. iwl_rfkill_set_hw_state(priv);
  3570. /* Start monitoring the killswitch */
  3571. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  3572. 2 * HZ);
  3573. return 0;
  3574. out_remove_sysfs:
  3575. destroy_workqueue(priv->workqueue);
  3576. priv->workqueue = NULL;
  3577. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3578. out_release_irq:
  3579. free_irq(priv->pci_dev->irq, priv);
  3580. out_disable_msi:
  3581. pci_disable_msi(priv->pci_dev);
  3582. iwlcore_free_geos(priv);
  3583. iwl_free_channel_map(priv);
  3584. out_unset_hw_params:
  3585. iwl3945_unset_hw_params(priv);
  3586. out_eeprom_free:
  3587. iwl_eeprom_free(priv);
  3588. out_iounmap:
  3589. pci_iounmap(pdev, priv->hw_base);
  3590. out_pci_release_regions:
  3591. pci_release_regions(pdev);
  3592. out_pci_disable_device:
  3593. pci_set_drvdata(pdev, NULL);
  3594. pci_disable_device(pdev);
  3595. out_ieee80211_free_hw:
  3596. ieee80211_free_hw(priv->hw);
  3597. out:
  3598. return err;
  3599. }
  3600. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3601. {
  3602. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3603. unsigned long flags;
  3604. if (!priv)
  3605. return;
  3606. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3607. iwl_dbgfs_unregister(priv);
  3608. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3609. if (priv->mac80211_registered) {
  3610. ieee80211_unregister_hw(priv->hw);
  3611. priv->mac80211_registered = 0;
  3612. } else {
  3613. iwl3945_down(priv);
  3614. }
  3615. /* make sure we flush any pending irq or
  3616. * tasklet for the driver
  3617. */
  3618. spin_lock_irqsave(&priv->lock, flags);
  3619. iwl_disable_interrupts(priv);
  3620. spin_unlock_irqrestore(&priv->lock, flags);
  3621. iwl_synchronize_irq(priv);
  3622. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3623. iwl_rfkill_unregister(priv);
  3624. cancel_delayed_work_sync(&priv->rfkill_poll);
  3625. iwl3945_dealloc_ucode_pci(priv);
  3626. if (priv->rxq.bd)
  3627. iwl3945_rx_queue_free(priv, &priv->rxq);
  3628. iwl3945_hw_txq_ctx_free(priv);
  3629. iwl3945_unset_hw_params(priv);
  3630. priv->cfg->ops->smgmt->clear_station_table(priv);
  3631. /*netif_stop_queue(dev); */
  3632. flush_workqueue(priv->workqueue);
  3633. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3634. * priv->workqueue... so we can't take down the workqueue
  3635. * until now... */
  3636. destroy_workqueue(priv->workqueue);
  3637. priv->workqueue = NULL;
  3638. free_irq(pdev->irq, priv);
  3639. pci_disable_msi(pdev);
  3640. pci_iounmap(pdev, priv->hw_base);
  3641. pci_release_regions(pdev);
  3642. pci_disable_device(pdev);
  3643. pci_set_drvdata(pdev, NULL);
  3644. iwl_free_channel_map(priv);
  3645. iwlcore_free_geos(priv);
  3646. kfree(priv->scan);
  3647. if (priv->ibss_beacon)
  3648. dev_kfree_skb(priv->ibss_beacon);
  3649. ieee80211_free_hw(priv->hw);
  3650. }
  3651. /*****************************************************************************
  3652. *
  3653. * driver and module entry point
  3654. *
  3655. *****************************************************************************/
  3656. static struct pci_driver iwl3945_driver = {
  3657. .name = DRV_NAME,
  3658. .id_table = iwl3945_hw_card_ids,
  3659. .probe = iwl3945_pci_probe,
  3660. .remove = __devexit_p(iwl3945_pci_remove),
  3661. #ifdef CONFIG_PM
  3662. .suspend = iwl_pci_suspend,
  3663. .resume = iwl_pci_resume,
  3664. #endif
  3665. };
  3666. static int __init iwl3945_init(void)
  3667. {
  3668. int ret;
  3669. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3670. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3671. ret = iwl3945_rate_control_register();
  3672. if (ret) {
  3673. printk(KERN_ERR DRV_NAME
  3674. "Unable to register rate control algorithm: %d\n", ret);
  3675. return ret;
  3676. }
  3677. ret = pci_register_driver(&iwl3945_driver);
  3678. if (ret) {
  3679. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3680. goto error_register;
  3681. }
  3682. return ret;
  3683. error_register:
  3684. iwl3945_rate_control_unregister();
  3685. return ret;
  3686. }
  3687. static void __exit iwl3945_exit(void)
  3688. {
  3689. pci_unregister_driver(&iwl3945_driver);
  3690. iwl3945_rate_control_unregister();
  3691. }
  3692. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3693. module_param_named(antenna, iwl3945_mod_params.antenna, int, 0444);
  3694. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3695. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, 0444);
  3696. MODULE_PARM_DESC(swcrypto,
  3697. "using software crypto (default 1 [software])\n");
  3698. module_param_named(debug, iwl3945_mod_params.debug, uint, 0444);
  3699. MODULE_PARM_DESC(debug, "debug output mask");
  3700. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan, int, 0444);
  3701. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3702. module_param_named(queues_num, iwl3945_mod_params.num_of_queues, int, 0444);
  3703. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3704. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, 0444);
  3705. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3706. module_exit(iwl3945_exit);
  3707. module_init(iwl3945_init);