spi_bitbang.h 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. #ifndef __SPI_BITBANG_H
  2. #define __SPI_BITBANG_H
  3. /*
  4. * Mix this utility code with some glue code to get one of several types of
  5. * simple SPI master driver. Two do polled word-at-a-time I/O:
  6. *
  7. * - GPIO/parport bitbangers. Provide chipselect() and txrx_word[](),
  8. * expanding the per-word routines from the inline templates below.
  9. *
  10. * - Drivers for controllers resembling bare shift registers. Provide
  11. * chipselect() and txrx_word[](), with custom setup()/cleanup() methods
  12. * that use your controller's clock and chipselect registers.
  13. *
  14. * Some hardware works well with requests at spi_transfer scope:
  15. *
  16. * - Drivers leveraging smarter hardware, with fifos or DMA; or for half
  17. * duplex (MicroWire) controllers. Provide chipslect() and txrx_bufs(),
  18. * and custom setup()/cleanup() methods.
  19. */
  20. struct spi_bitbang {
  21. struct workqueue_struct *workqueue;
  22. struct work_struct work;
  23. spinlock_t lock;
  24. struct list_head queue;
  25. u8 busy;
  26. u8 use_dma;
  27. struct spi_master *master;
  28. /* setup_transfer() changes clock and/or wordsize to match settings
  29. * for this transfer; zeroes restore defaults from spi_device.
  30. */
  31. int (*setup_transfer)(struct spi_device *spi,
  32. struct spi_transfer *t);
  33. void (*chipselect)(struct spi_device *spi, int is_on);
  34. #define BITBANG_CS_ACTIVE 1 /* normally nCS, active low */
  35. #define BITBANG_CS_INACTIVE 0
  36. /* txrx_bufs() may handle dma mapping for transfers that don't
  37. * already have one (transfer.{tx,rx}_dma is zero), or use PIO
  38. */
  39. int (*txrx_bufs)(struct spi_device *spi, struct spi_transfer *t);
  40. /* txrx_word[SPI_MODE_*]() just looks like a shift register */
  41. u32 (*txrx_word[4])(struct spi_device *spi,
  42. unsigned nsecs,
  43. u32 word, u8 bits);
  44. };
  45. /* you can call these default bitbang->master methods from your custom
  46. * methods, if you like.
  47. */
  48. extern int spi_bitbang_setup(struct spi_device *spi);
  49. extern void spi_bitbang_cleanup(struct spi_device *spi);
  50. extern int spi_bitbang_transfer(struct spi_device *spi, struct spi_message *m);
  51. extern int spi_bitbang_setup_transfer(struct spi_device *spi,
  52. struct spi_transfer *t);
  53. /* start or stop queue processing */
  54. extern int spi_bitbang_start(struct spi_bitbang *spi);
  55. extern int spi_bitbang_stop(struct spi_bitbang *spi);
  56. #endif /* __SPI_BITBANG_H */
  57. /*-------------------------------------------------------------------------*/
  58. #ifdef EXPAND_BITBANG_TXRX
  59. /*
  60. * The code that knows what GPIO pins do what should have declared four
  61. * functions, ideally as inlines, before #defining EXPAND_BITBANG_TXRX
  62. * and including this header:
  63. *
  64. * void setsck(struct spi_device *, int is_on);
  65. * void setmosi(struct spi_device *, int is_on);
  66. * int getmiso(struct spi_device *);
  67. * void spidelay(unsigned);
  68. *
  69. * A non-inlined routine would call bitbang_txrx_*() routines. The
  70. * main loop could easily compile down to a handful of instructions,
  71. * especially if the delay is a NOP (to run at peak speed).
  72. *
  73. * Since this is software, the timings may not be exactly what your board's
  74. * chips need ... there may be several reasons you'd need to tweak timings
  75. * in these routines, not just make to make it faster or slower to match a
  76. * particular CPU clock rate.
  77. */
  78. static inline u32
  79. bitbang_txrx_be_cpha0(struct spi_device *spi,
  80. unsigned nsecs, unsigned cpol,
  81. u32 word, u8 bits)
  82. {
  83. /* if (cpol == 0) this is SPI_MODE_0; else this is SPI_MODE_2 */
  84. /* clock starts at inactive polarity */
  85. for (word <<= (32 - bits); likely(bits); bits--) {
  86. /* setup MSB (to slave) on trailing edge */
  87. setmosi(spi, word & (1 << 31));
  88. spidelay(nsecs); /* T(setup) */
  89. setsck(spi, !cpol);
  90. spidelay(nsecs);
  91. /* sample MSB (from slave) on leading edge */
  92. word <<= 1;
  93. word |= getmiso(spi);
  94. setsck(spi, cpol);
  95. }
  96. return word;
  97. }
  98. static inline u32
  99. bitbang_txrx_be_cpha1(struct spi_device *spi,
  100. unsigned nsecs, unsigned cpol,
  101. u32 word, u8 bits)
  102. {
  103. /* if (cpol == 0) this is SPI_MODE_1; else this is SPI_MODE_3 */
  104. /* clock starts at inactive polarity */
  105. for (word <<= (32 - bits); likely(bits); bits--) {
  106. /* setup MSB (to slave) on leading edge */
  107. setsck(spi, !cpol);
  108. setmosi(spi, word & (1 << 31));
  109. spidelay(nsecs); /* T(setup) */
  110. setsck(spi, cpol);
  111. spidelay(nsecs);
  112. /* sample MSB (from slave) on trailing edge */
  113. word <<= 1;
  114. word |= getmiso(spi);
  115. }
  116. return word;
  117. }
  118. #endif /* EXPAND_BITBANG_TXRX */