armada-370-xp.dtsi 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128
  1. /*
  2. * Device Tree Include file for Marvell Armada 370 and Armada XP SoC
  3. *
  4. * Copyright (C) 2012 Marvell
  5. *
  6. * Lior Amsalem <alior@marvell.com>
  7. * Gregory CLEMENT <gregory.clement@free-electrons.com>
  8. * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
  9. * Ben Dooks <ben.dooks@codethink.co.uk>
  10. *
  11. * This file is licensed under the terms of the GNU General Public
  12. * License version 2. This program is licensed "as is" without any
  13. * warranty of any kind, whether express or implied.
  14. *
  15. * This file contains the definitions that are common to the Armada
  16. * 370 and Armada XP SoC.
  17. */
  18. /include/ "skeleton.dtsi"
  19. / {
  20. model = "Marvell Armada 370 and XP SoC";
  21. compatible = "marvell,armada-370-xp";
  22. cpus {
  23. cpu@0 {
  24. compatible = "marvell,sheeva-v7";
  25. };
  26. };
  27. mpic: interrupt-controller@d0020000 {
  28. compatible = "marvell,mpic";
  29. #interrupt-cells = <1>;
  30. #address-cells = <1>;
  31. #size-cells = <1>;
  32. interrupt-controller;
  33. };
  34. soc {
  35. #address-cells = <1>;
  36. #size-cells = <1>;
  37. compatible = "simple-bus";
  38. interrupt-parent = <&mpic>;
  39. ranges;
  40. serial@d0012000 {
  41. compatible = "ns16550";
  42. reg = <0xd0012000 0x100>;
  43. reg-shift = <2>;
  44. interrupts = <41>;
  45. status = "disabled";
  46. };
  47. serial@d0012100 {
  48. compatible = "ns16550";
  49. reg = <0xd0012100 0x100>;
  50. reg-shift = <2>;
  51. interrupts = <42>;
  52. status = "disabled";
  53. };
  54. timer@d0020300 {
  55. compatible = "marvell,armada-370-xp-timer";
  56. reg = <0xd0020300 0x30>;
  57. interrupts = <37>, <38>, <39>, <40>;
  58. clocks = <&coreclk 2>;
  59. };
  60. addr-decoding@d0020000 {
  61. compatible = "marvell,armada-addr-decoding-controller";
  62. reg = <0xd0020000 0x258>;
  63. };
  64. sata@d00a0000 {
  65. compatible = "marvell,orion-sata";
  66. reg = <0xd00a0000 0x2400>;
  67. interrupts = <55>;
  68. clocks = <&gateclk 15>, <&gateclk 30>;
  69. clock-names = "0", "1";
  70. status = "disabled";
  71. };
  72. mdio {
  73. #address-cells = <1>;
  74. #size-cells = <0>;
  75. compatible = "marvell,orion-mdio";
  76. reg = <0xd0072004 0x4>;
  77. };
  78. ethernet@d0070000 {
  79. compatible = "marvell,armada-370-neta";
  80. reg = <0xd0070000 0x2500>;
  81. interrupts = <8>;
  82. clocks = <&gateclk 4>;
  83. status = "disabled";
  84. };
  85. ethernet@d0074000 {
  86. compatible = "marvell,armada-370-neta";
  87. reg = <0xd0074000 0x2500>;
  88. interrupts = <10>;
  89. clocks = <&gateclk 3>;
  90. status = "disabled";
  91. };
  92. i2c0: i2c@d0011000 {
  93. compatible = "marvell,mv64xxx-i2c";
  94. reg = <0xd0011000 0x20>;
  95. #address-cells = <1>;
  96. #size-cells = <0>;
  97. interrupts = <31>;
  98. timeout-ms = <1000>;
  99. clocks = <&coreclk 0>;
  100. status = "disabled";
  101. };
  102. i2c1: i2c@d0011100 {
  103. compatible = "marvell,mv64xxx-i2c";
  104. reg = <0xd0011100 0x20>;
  105. #address-cells = <1>;
  106. #size-cells = <0>;
  107. interrupts = <32>;
  108. timeout-ms = <1000>;
  109. clocks = <&coreclk 0>;
  110. status = "disabled";
  111. };
  112. };
  113. };