lp8788-buck.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629
  1. /*
  2. * TI LP8788 MFD - buck regulator driver
  3. *
  4. * Copyright 2012 Texas Instruments
  5. *
  6. * Author: Milo(Woogyom) Kim <milo.kim@ti.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #include <linux/module.h>
  14. #include <linux/slab.h>
  15. #include <linux/err.h>
  16. #include <linux/platform_device.h>
  17. #include <linux/regulator/driver.h>
  18. #include <linux/mfd/lp8788.h>
  19. #include <linux/gpio.h>
  20. /* register address */
  21. #define LP8788_EN_BUCK 0x0C
  22. #define LP8788_BUCK_DVS_SEL 0x1D
  23. #define LP8788_BUCK1_VOUT0 0x1E
  24. #define LP8788_BUCK1_VOUT1 0x1F
  25. #define LP8788_BUCK1_VOUT2 0x20
  26. #define LP8788_BUCK1_VOUT3 0x21
  27. #define LP8788_BUCK2_VOUT0 0x22
  28. #define LP8788_BUCK2_VOUT1 0x23
  29. #define LP8788_BUCK2_VOUT2 0x24
  30. #define LP8788_BUCK2_VOUT3 0x25
  31. #define LP8788_BUCK3_VOUT 0x26
  32. #define LP8788_BUCK4_VOUT 0x27
  33. #define LP8788_BUCK1_TIMESTEP 0x28
  34. #define LP8788_BUCK_PWM 0x2D
  35. /* mask/shift bits */
  36. #define LP8788_EN_BUCK1_M BIT(0) /* Addr 0Ch */
  37. #define LP8788_EN_BUCK2_M BIT(1)
  38. #define LP8788_EN_BUCK3_M BIT(2)
  39. #define LP8788_EN_BUCK4_M BIT(3)
  40. #define LP8788_BUCK1_DVS_SEL_M 0x04 /* Addr 1Dh */
  41. #define LP8788_BUCK1_DVS_M 0x03
  42. #define LP8788_BUCK1_DVS_S 0
  43. #define LP8788_BUCK2_DVS_SEL_M 0x40
  44. #define LP8788_BUCK2_DVS_M 0x30
  45. #define LP8788_BUCK2_DVS_S 4
  46. #define LP8788_BUCK1_DVS_I2C BIT(2)
  47. #define LP8788_BUCK2_DVS_I2C BIT(6)
  48. #define LP8788_BUCK1_DVS_PIN (0 << 2)
  49. #define LP8788_BUCK2_DVS_PIN (0 << 6)
  50. #define LP8788_VOUT_M 0x1F /* Addr 1Eh ~ 27h */
  51. #define LP8788_STARTUP_TIME_M 0xF8 /* Addr 28h ~ 2Bh */
  52. #define LP8788_STARTUP_TIME_S 3
  53. #define LP8788_FPWM_BUCK1_M BIT(0) /* Addr 2Dh */
  54. #define LP8788_FPWM_BUCK1_S 0
  55. #define LP8788_FPWM_BUCK2_M BIT(1)
  56. #define LP8788_FPWM_BUCK2_S 1
  57. #define LP8788_FPWM_BUCK3_M BIT(2)
  58. #define LP8788_FPWM_BUCK3_S 2
  59. #define LP8788_FPWM_BUCK4_M BIT(3)
  60. #define LP8788_FPWM_BUCK4_S 3
  61. #define INVALID_ADDR 0xFF
  62. #define LP8788_FORCE_PWM 1
  63. #define LP8788_AUTO_PWM 0
  64. #define PIN_LOW 0
  65. #define PIN_HIGH 1
  66. #define ENABLE_TIME_USEC 32
  67. enum lp8788_dvs_state {
  68. DVS_LOW = GPIOF_OUT_INIT_LOW,
  69. DVS_HIGH = GPIOF_OUT_INIT_HIGH,
  70. };
  71. enum lp8788_dvs_mode {
  72. REGISTER,
  73. EXTPIN,
  74. };
  75. enum lp8788_buck_id {
  76. BUCK1,
  77. BUCK2,
  78. BUCK3,
  79. BUCK4,
  80. };
  81. struct lp8788_pwm_map {
  82. u8 mask;
  83. u8 shift;
  84. };
  85. struct lp8788_buck {
  86. struct lp8788 *lp;
  87. struct regulator_dev *regulator;
  88. struct lp8788_pwm_map *pmap;
  89. void *dvs;
  90. };
  91. /* BUCK 1 ~ 4 voltage table */
  92. static const int lp8788_buck_vtbl[] = {
  93. 500000, 800000, 850000, 900000, 950000, 1000000, 1050000, 1100000,
  94. 1150000, 1200000, 1250000, 1300000, 1350000, 1400000, 1450000, 1500000,
  95. 1550000, 1600000, 1650000, 1700000, 1750000, 1800000, 1850000, 1900000,
  96. 1950000, 2000000,
  97. };
  98. /* buck pwm mode selection : used for set/get_mode in regulator ops
  99. * @forced pwm : fast mode
  100. * @auto pwm : normal mode
  101. */
  102. static struct lp8788_pwm_map buck_pmap[] = {
  103. [BUCK1] = {
  104. .mask = LP8788_FPWM_BUCK1_M,
  105. .shift = LP8788_FPWM_BUCK1_S,
  106. },
  107. [BUCK2] = {
  108. .mask = LP8788_FPWM_BUCK2_M,
  109. .shift = LP8788_FPWM_BUCK2_S,
  110. },
  111. [BUCK3] = {
  112. .mask = LP8788_FPWM_BUCK3_M,
  113. .shift = LP8788_FPWM_BUCK3_S,
  114. },
  115. [BUCK4] = {
  116. .mask = LP8788_FPWM_BUCK4_M,
  117. .shift = LP8788_FPWM_BUCK4_S,
  118. },
  119. };
  120. static const u8 buck1_vout_addr[] = {
  121. LP8788_BUCK1_VOUT0, LP8788_BUCK1_VOUT1,
  122. LP8788_BUCK1_VOUT2, LP8788_BUCK1_VOUT3,
  123. };
  124. static const u8 buck2_vout_addr[] = {
  125. LP8788_BUCK2_VOUT0, LP8788_BUCK2_VOUT1,
  126. LP8788_BUCK2_VOUT2, LP8788_BUCK2_VOUT3,
  127. };
  128. static void lp8788_buck1_set_dvs(struct lp8788_buck *buck)
  129. {
  130. struct lp8788_buck1_dvs *dvs = (struct lp8788_buck1_dvs *)buck->dvs;
  131. enum lp8788_dvs_state pinstate;
  132. if (!dvs)
  133. return;
  134. pinstate = dvs->vsel == DVS_SEL_V0 ? DVS_LOW : DVS_HIGH;
  135. if (gpio_is_valid(dvs->gpio))
  136. gpio_set_value(dvs->gpio, pinstate);
  137. }
  138. static void lp8788_buck2_set_dvs(struct lp8788_buck *buck)
  139. {
  140. struct lp8788_buck2_dvs *dvs = (struct lp8788_buck2_dvs *)buck->dvs;
  141. enum lp8788_dvs_state pin1, pin2;
  142. if (!dvs)
  143. return;
  144. switch (dvs->vsel) {
  145. case DVS_SEL_V0:
  146. pin1 = DVS_LOW;
  147. pin2 = DVS_LOW;
  148. break;
  149. case DVS_SEL_V1:
  150. pin1 = DVS_HIGH;
  151. pin2 = DVS_LOW;
  152. break;
  153. case DVS_SEL_V2:
  154. pin1 = DVS_LOW;
  155. pin2 = DVS_HIGH;
  156. break;
  157. case DVS_SEL_V3:
  158. pin1 = DVS_HIGH;
  159. pin2 = DVS_HIGH;
  160. break;
  161. default:
  162. return;
  163. }
  164. if (gpio_is_valid(dvs->gpio[0]))
  165. gpio_set_value(dvs->gpio[0], pin1);
  166. if (gpio_is_valid(dvs->gpio[1]))
  167. gpio_set_value(dvs->gpio[1], pin2);
  168. }
  169. static void lp8788_set_dvs(struct lp8788_buck *buck, enum lp8788_buck_id id)
  170. {
  171. switch (id) {
  172. case BUCK1:
  173. lp8788_buck1_set_dvs(buck);
  174. break;
  175. case BUCK2:
  176. lp8788_buck2_set_dvs(buck);
  177. break;
  178. default:
  179. break;
  180. }
  181. }
  182. static enum lp8788_dvs_mode
  183. lp8788_get_buck_dvs_ctrl_mode(struct lp8788_buck *buck, enum lp8788_buck_id id)
  184. {
  185. u8 val, mask;
  186. switch (id) {
  187. case BUCK1:
  188. mask = LP8788_BUCK1_DVS_SEL_M;
  189. break;
  190. case BUCK2:
  191. mask = LP8788_BUCK2_DVS_SEL_M;
  192. break;
  193. default:
  194. return REGISTER;
  195. }
  196. lp8788_read_byte(buck->lp, LP8788_BUCK_DVS_SEL, &val);
  197. return val & mask ? REGISTER : EXTPIN;
  198. }
  199. static bool lp8788_is_valid_buck_addr(u8 addr)
  200. {
  201. switch (addr) {
  202. case LP8788_BUCK1_VOUT0:
  203. case LP8788_BUCK1_VOUT1:
  204. case LP8788_BUCK1_VOUT2:
  205. case LP8788_BUCK1_VOUT3:
  206. case LP8788_BUCK2_VOUT0:
  207. case LP8788_BUCK2_VOUT1:
  208. case LP8788_BUCK2_VOUT2:
  209. case LP8788_BUCK2_VOUT3:
  210. return true;
  211. default:
  212. return false;
  213. }
  214. }
  215. static u8 lp8788_select_buck_vout_addr(struct lp8788_buck *buck,
  216. enum lp8788_buck_id id)
  217. {
  218. enum lp8788_dvs_mode mode = lp8788_get_buck_dvs_ctrl_mode(buck, id);
  219. struct lp8788_buck1_dvs *b1_dvs;
  220. struct lp8788_buck2_dvs *b2_dvs;
  221. u8 val, idx, addr;
  222. int pin1, pin2;
  223. switch (id) {
  224. case BUCK1:
  225. if (mode == EXTPIN) {
  226. b1_dvs = (struct lp8788_buck1_dvs *)buck->dvs;
  227. if (!b1_dvs)
  228. goto err;
  229. idx = gpio_get_value(b1_dvs->gpio) ? 1 : 0;
  230. } else {
  231. lp8788_read_byte(buck->lp, LP8788_BUCK_DVS_SEL, &val);
  232. idx = (val & LP8788_BUCK1_DVS_M) >> LP8788_BUCK1_DVS_S;
  233. }
  234. addr = buck1_vout_addr[idx];
  235. break;
  236. case BUCK2:
  237. if (mode == EXTPIN) {
  238. b2_dvs = (struct lp8788_buck2_dvs *)buck->dvs;
  239. if (!b2_dvs)
  240. goto err;
  241. pin1 = gpio_get_value(b2_dvs->gpio[0]);
  242. pin2 = gpio_get_value(b2_dvs->gpio[1]);
  243. if (pin1 == PIN_LOW && pin2 == PIN_LOW)
  244. idx = 0;
  245. else if (pin1 == PIN_LOW && pin2 == PIN_HIGH)
  246. idx = 2;
  247. else if (pin1 == PIN_HIGH && pin2 == PIN_LOW)
  248. idx = 1;
  249. else
  250. idx = 3;
  251. } else {
  252. lp8788_read_byte(buck->lp, LP8788_BUCK_DVS_SEL, &val);
  253. idx = (val & LP8788_BUCK2_DVS_M) >> LP8788_BUCK2_DVS_S;
  254. }
  255. addr = buck2_vout_addr[idx];
  256. break;
  257. default:
  258. goto err;
  259. }
  260. return addr;
  261. err:
  262. return INVALID_ADDR;
  263. }
  264. static int lp8788_buck12_set_voltage_sel(struct regulator_dev *rdev,
  265. unsigned selector)
  266. {
  267. struct lp8788_buck *buck = rdev_get_drvdata(rdev);
  268. enum lp8788_buck_id id = rdev_get_id(rdev);
  269. u8 addr;
  270. if (buck->dvs)
  271. lp8788_set_dvs(buck, id);
  272. addr = lp8788_select_buck_vout_addr(buck, id);
  273. if (!lp8788_is_valid_buck_addr(addr))
  274. return -EINVAL;
  275. return lp8788_update_bits(buck->lp, addr, LP8788_VOUT_M, selector);
  276. }
  277. static int lp8788_buck12_get_voltage_sel(struct regulator_dev *rdev)
  278. {
  279. struct lp8788_buck *buck = rdev_get_drvdata(rdev);
  280. enum lp8788_buck_id id = rdev_get_id(rdev);
  281. int ret;
  282. u8 val, addr;
  283. addr = lp8788_select_buck_vout_addr(buck, id);
  284. if (!lp8788_is_valid_buck_addr(addr))
  285. return -EINVAL;
  286. ret = lp8788_read_byte(buck->lp, addr, &val);
  287. if (ret)
  288. return ret;
  289. return val & LP8788_VOUT_M;
  290. }
  291. static int lp8788_buck_enable_time(struct regulator_dev *rdev)
  292. {
  293. struct lp8788_buck *buck = rdev_get_drvdata(rdev);
  294. enum lp8788_buck_id id = rdev_get_id(rdev);
  295. u8 val, addr = LP8788_BUCK1_TIMESTEP + id;
  296. if (lp8788_read_byte(buck->lp, addr, &val))
  297. return -EINVAL;
  298. val = (val & LP8788_STARTUP_TIME_M) >> LP8788_STARTUP_TIME_S;
  299. return ENABLE_TIME_USEC * val;
  300. }
  301. static int lp8788_buck_set_mode(struct regulator_dev *rdev, unsigned int mode)
  302. {
  303. struct lp8788_buck *buck = rdev_get_drvdata(rdev);
  304. struct lp8788_pwm_map *pmap = buck->pmap;
  305. u8 val;
  306. if (!pmap)
  307. return -EINVAL;
  308. switch (mode) {
  309. case REGULATOR_MODE_FAST:
  310. val = LP8788_FORCE_PWM << pmap->shift;
  311. break;
  312. case REGULATOR_MODE_NORMAL:
  313. val = LP8788_AUTO_PWM << pmap->shift;
  314. break;
  315. default:
  316. return -EINVAL;
  317. }
  318. return lp8788_update_bits(buck->lp, LP8788_BUCK_PWM, pmap->mask, val);
  319. }
  320. static unsigned int lp8788_buck_get_mode(struct regulator_dev *rdev)
  321. {
  322. struct lp8788_buck *buck = rdev_get_drvdata(rdev);
  323. struct lp8788_pwm_map *pmap = buck->pmap;
  324. u8 val;
  325. int ret;
  326. if (!pmap)
  327. return -EINVAL;
  328. ret = lp8788_read_byte(buck->lp, LP8788_BUCK_PWM, &val);
  329. if (ret)
  330. return ret;
  331. return val & pmap->mask ? REGULATOR_MODE_FAST : REGULATOR_MODE_NORMAL;
  332. }
  333. static struct regulator_ops lp8788_buck12_ops = {
  334. .list_voltage = regulator_list_voltage_table,
  335. .set_voltage_sel = lp8788_buck12_set_voltage_sel,
  336. .get_voltage_sel = lp8788_buck12_get_voltage_sel,
  337. .enable = regulator_enable_regmap,
  338. .disable = regulator_disable_regmap,
  339. .is_enabled = regulator_is_enabled_regmap,
  340. .enable_time = lp8788_buck_enable_time,
  341. .set_mode = lp8788_buck_set_mode,
  342. .get_mode = lp8788_buck_get_mode,
  343. };
  344. static struct regulator_ops lp8788_buck34_ops = {
  345. .list_voltage = regulator_list_voltage_table,
  346. .set_voltage_sel = regulator_set_voltage_sel_regmap,
  347. .get_voltage_sel = regulator_get_voltage_sel_regmap,
  348. .enable = regulator_enable_regmap,
  349. .disable = regulator_disable_regmap,
  350. .is_enabled = regulator_is_enabled_regmap,
  351. .enable_time = lp8788_buck_enable_time,
  352. .set_mode = lp8788_buck_set_mode,
  353. .get_mode = lp8788_buck_get_mode,
  354. };
  355. static struct regulator_desc lp8788_buck_desc[] = {
  356. {
  357. .name = "buck1",
  358. .id = BUCK1,
  359. .ops = &lp8788_buck12_ops,
  360. .n_voltages = ARRAY_SIZE(lp8788_buck_vtbl),
  361. .volt_table = lp8788_buck_vtbl,
  362. .type = REGULATOR_VOLTAGE,
  363. .owner = THIS_MODULE,
  364. .enable_reg = LP8788_EN_BUCK,
  365. .enable_mask = LP8788_EN_BUCK1_M,
  366. },
  367. {
  368. .name = "buck2",
  369. .id = BUCK2,
  370. .ops = &lp8788_buck12_ops,
  371. .n_voltages = ARRAY_SIZE(lp8788_buck_vtbl),
  372. .volt_table = lp8788_buck_vtbl,
  373. .type = REGULATOR_VOLTAGE,
  374. .owner = THIS_MODULE,
  375. .enable_reg = LP8788_EN_BUCK,
  376. .enable_mask = LP8788_EN_BUCK2_M,
  377. },
  378. {
  379. .name = "buck3",
  380. .id = BUCK3,
  381. .ops = &lp8788_buck34_ops,
  382. .n_voltages = ARRAY_SIZE(lp8788_buck_vtbl),
  383. .volt_table = lp8788_buck_vtbl,
  384. .type = REGULATOR_VOLTAGE,
  385. .owner = THIS_MODULE,
  386. .vsel_reg = LP8788_BUCK3_VOUT,
  387. .vsel_mask = LP8788_VOUT_M,
  388. .enable_reg = LP8788_EN_BUCK,
  389. .enable_mask = LP8788_EN_BUCK3_M,
  390. },
  391. {
  392. .name = "buck4",
  393. .id = BUCK4,
  394. .ops = &lp8788_buck34_ops,
  395. .n_voltages = ARRAY_SIZE(lp8788_buck_vtbl),
  396. .volt_table = lp8788_buck_vtbl,
  397. .type = REGULATOR_VOLTAGE,
  398. .owner = THIS_MODULE,
  399. .vsel_reg = LP8788_BUCK4_VOUT,
  400. .vsel_mask = LP8788_VOUT_M,
  401. .enable_reg = LP8788_EN_BUCK,
  402. .enable_mask = LP8788_EN_BUCK4_M,
  403. },
  404. };
  405. static int lp8788_set_default_dvs_ctrl_mode(struct lp8788 *lp,
  406. enum lp8788_buck_id id)
  407. {
  408. u8 mask, val;
  409. switch (id) {
  410. case BUCK1:
  411. mask = LP8788_BUCK1_DVS_SEL_M;
  412. val = LP8788_BUCK1_DVS_I2C;
  413. break;
  414. case BUCK2:
  415. mask = LP8788_BUCK2_DVS_SEL_M;
  416. val = LP8788_BUCK2_DVS_I2C;
  417. break;
  418. default:
  419. return 0;
  420. }
  421. return lp8788_update_bits(lp, LP8788_BUCK_DVS_SEL, mask, val);
  422. }
  423. static int _gpio_request(struct lp8788_buck *buck, int gpio, char *name)
  424. {
  425. struct device *dev = buck->lp->dev;
  426. if (!gpio_is_valid(gpio)) {
  427. dev_err(dev, "invalid gpio: %d\n", gpio);
  428. return -EINVAL;
  429. }
  430. return devm_gpio_request_one(dev, gpio, DVS_LOW, name);
  431. }
  432. static int lp8788_dvs_gpio_request(struct lp8788_buck *buck,
  433. enum lp8788_buck_id id)
  434. {
  435. struct lp8788_platform_data *pdata = buck->lp->pdata;
  436. char *b1_name = "LP8788_B1_DVS";
  437. char *b2_name[] = { "LP8788_B2_DVS1", "LP8788_B2_DVS2" };
  438. int i, gpio, ret;
  439. switch (id) {
  440. case BUCK1:
  441. gpio = pdata->buck1_dvs->gpio;
  442. ret = _gpio_request(buck, gpio, b1_name);
  443. if (ret)
  444. return ret;
  445. buck->dvs = pdata->buck1_dvs;
  446. break;
  447. case BUCK2:
  448. for (i = 0 ; i < LP8788_NUM_BUCK2_DVS ; i++) {
  449. gpio = pdata->buck2_dvs->gpio[i];
  450. ret = _gpio_request(buck, gpio, b2_name[i]);
  451. if (ret)
  452. return ret;
  453. }
  454. buck->dvs = pdata->buck2_dvs;
  455. break;
  456. default:
  457. break;
  458. }
  459. return 0;
  460. }
  461. static int lp8788_init_dvs(struct lp8788_buck *buck, enum lp8788_buck_id id)
  462. {
  463. struct lp8788_platform_data *pdata = buck->lp->pdata;
  464. u8 mask[] = { LP8788_BUCK1_DVS_SEL_M, LP8788_BUCK2_DVS_SEL_M };
  465. u8 val[] = { LP8788_BUCK1_DVS_PIN, LP8788_BUCK2_DVS_PIN };
  466. /* no dvs for buck3, 4 */
  467. if (id == BUCK3 || id == BUCK4)
  468. return 0;
  469. /* no dvs platform data, then dvs will be selected by I2C registers */
  470. if (!pdata)
  471. goto set_default_dvs_mode;
  472. if ((id == BUCK1 && !pdata->buck1_dvs) ||
  473. (id == BUCK2 && !pdata->buck2_dvs))
  474. goto set_default_dvs_mode;
  475. if (lp8788_dvs_gpio_request(buck, id))
  476. goto set_default_dvs_mode;
  477. return lp8788_update_bits(buck->lp, LP8788_BUCK_DVS_SEL, mask[id],
  478. val[id]);
  479. set_default_dvs_mode:
  480. return lp8788_set_default_dvs_ctrl_mode(buck->lp, id);
  481. }
  482. static __devinit int lp8788_buck_probe(struct platform_device *pdev)
  483. {
  484. struct lp8788 *lp = dev_get_drvdata(pdev->dev.parent);
  485. int id = pdev->id;
  486. struct lp8788_buck *buck;
  487. struct regulator_config cfg = { };
  488. struct regulator_dev *rdev;
  489. int ret;
  490. buck = devm_kzalloc(lp->dev, sizeof(struct lp8788_buck), GFP_KERNEL);
  491. if (!buck)
  492. return -ENOMEM;
  493. buck->lp = lp;
  494. buck->pmap = &buck_pmap[id];
  495. ret = lp8788_init_dvs(buck, id);
  496. if (ret)
  497. return ret;
  498. cfg.dev = lp->dev;
  499. cfg.init_data = lp->pdata ? lp->pdata->buck_data[id] : NULL;
  500. cfg.driver_data = buck;
  501. cfg.regmap = lp->regmap;
  502. rdev = regulator_register(&lp8788_buck_desc[id], &cfg);
  503. if (IS_ERR(rdev)) {
  504. ret = PTR_ERR(rdev);
  505. dev_err(lp->dev, "BUCK%d regulator register err = %d\n",
  506. id + 1, ret);
  507. return ret;
  508. }
  509. buck->regulator = rdev;
  510. platform_set_drvdata(pdev, buck);
  511. return 0;
  512. }
  513. static int __devexit lp8788_buck_remove(struct platform_device *pdev)
  514. {
  515. struct lp8788_buck *buck = platform_get_drvdata(pdev);
  516. platform_set_drvdata(pdev, NULL);
  517. regulator_unregister(buck->regulator);
  518. return 0;
  519. }
  520. static struct platform_driver lp8788_buck_driver = {
  521. .probe = lp8788_buck_probe,
  522. .remove = __devexit_p(lp8788_buck_remove),
  523. .driver = {
  524. .name = LP8788_DEV_BUCK,
  525. .owner = THIS_MODULE,
  526. },
  527. };
  528. static int __init lp8788_buck_init(void)
  529. {
  530. return platform_driver_register(&lp8788_buck_driver);
  531. }
  532. subsys_initcall(lp8788_buck_init);
  533. static void __exit lp8788_buck_exit(void)
  534. {
  535. platform_driver_unregister(&lp8788_buck_driver);
  536. }
  537. module_exit(lp8788_buck_exit);
  538. MODULE_DESCRIPTION("TI LP8788 BUCK Driver");
  539. MODULE_AUTHOR("Milo Kim");
  540. MODULE_LICENSE("GPL");
  541. MODULE_ALIAS("platform:lp8788-buck");