lp3972.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615
  1. /*
  2. * Regulator driver for National Semiconductors LP3972 PMIC chip
  3. *
  4. * Based on lp3971.c
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. */
  11. #include <linux/bug.h>
  12. #include <linux/err.h>
  13. #include <linux/i2c.h>
  14. #include <linux/module.h>
  15. #include <linux/kernel.h>
  16. #include <linux/regulator/driver.h>
  17. #include <linux/regulator/lp3972.h>
  18. #include <linux/slab.h>
  19. struct lp3972 {
  20. struct device *dev;
  21. struct mutex io_lock;
  22. struct i2c_client *i2c;
  23. int num_regulators;
  24. struct regulator_dev **rdev;
  25. };
  26. /* LP3972 Control Registers */
  27. #define LP3972_SCR_REG 0x07
  28. #define LP3972_OVER1_REG 0x10
  29. #define LP3972_OVSR1_REG 0x11
  30. #define LP3972_OVER2_REG 0x12
  31. #define LP3972_OVSR2_REG 0x13
  32. #define LP3972_VCC1_REG 0x20
  33. #define LP3972_ADTV1_REG 0x23
  34. #define LP3972_ADTV2_REG 0x24
  35. #define LP3972_AVRC_REG 0x25
  36. #define LP3972_CDTC1_REG 0x26
  37. #define LP3972_CDTC2_REG 0x27
  38. #define LP3972_SDTV1_REG 0x29
  39. #define LP3972_SDTV2_REG 0x2A
  40. #define LP3972_MDTV1_REG 0x32
  41. #define LP3972_MDTV2_REG 0x33
  42. #define LP3972_L2VCR_REG 0x39
  43. #define LP3972_L34VCR_REG 0x3A
  44. #define LP3972_SCR1_REG 0x80
  45. #define LP3972_SCR2_REG 0x81
  46. #define LP3972_OEN3_REG 0x82
  47. #define LP3972_OSR3_REG 0x83
  48. #define LP3972_LOER4_REG 0x84
  49. #define LP3972_B2TV_REG 0x85
  50. #define LP3972_B3TV_REG 0x86
  51. #define LP3972_B32RC_REG 0x87
  52. #define LP3972_ISRA_REG 0x88
  53. #define LP3972_BCCR_REG 0x89
  54. #define LP3972_II1RR_REG 0x8E
  55. #define LP3972_II2RR_REG 0x8F
  56. #define LP3972_SYS_CONTROL1_REG LP3972_SCR1_REG
  57. /* System control register 1 initial value,
  58. * bits 5, 6 and 7 are EPROM programmable */
  59. #define SYS_CONTROL1_INIT_VAL 0x02
  60. #define SYS_CONTROL1_INIT_MASK 0x1F
  61. #define LP3972_VOL_CHANGE_REG LP3972_VCC1_REG
  62. #define LP3972_VOL_CHANGE_FLAG_GO 0x01
  63. #define LP3972_VOL_CHANGE_FLAG_MASK 0x03
  64. /* LDO output enable mask */
  65. #define LP3972_OEN3_L1EN BIT(0)
  66. #define LP3972_OVER2_LDO2_EN BIT(2)
  67. #define LP3972_OVER2_LDO3_EN BIT(3)
  68. #define LP3972_OVER2_LDO4_EN BIT(4)
  69. #define LP3972_OVER1_S_EN BIT(2)
  70. static const unsigned int ldo1_voltage_map[] = {
  71. 1700000, 1725000, 1750000, 1775000, 1800000, 1825000, 1850000, 1875000,
  72. 1900000, 1925000, 1950000, 1975000, 2000000,
  73. };
  74. static const unsigned int ldo23_voltage_map[] = {
  75. 1800000, 1900000, 2000000, 2100000, 2200000, 2300000, 2400000, 2500000,
  76. 2600000, 2700000, 2800000, 2900000, 3000000, 3100000, 3200000, 3300000,
  77. };
  78. static const unsigned int ldo4_voltage_map[] = {
  79. 1000000, 1050000, 1100000, 1150000, 1200000, 1250000, 1300000, 1350000,
  80. 1400000, 1500000, 1800000, 1900000, 2500000, 2800000, 3000000, 3300000,
  81. };
  82. static const unsigned int ldo5_voltage_map[] = {
  83. 0, 0, 0, 0, 0, 850000, 875000, 900000,
  84. 925000, 950000, 975000, 1000000, 1025000, 1050000, 1075000, 1100000,
  85. 1125000, 1150000, 1175000, 1200000, 1225000, 1250000, 1275000, 1300000,
  86. 1325000, 1350000, 1375000, 1400000, 1425000, 1450000, 1475000, 1500000,
  87. };
  88. static const unsigned int buck1_voltage_map[] = {
  89. 725000, 750000, 775000, 800000, 825000, 850000, 875000, 900000,
  90. 925000, 950000, 975000, 1000000, 1025000, 1050000, 1075000, 1100000,
  91. 1125000, 1150000, 1175000, 1200000, 1225000, 1250000, 1275000, 1300000,
  92. 1325000, 1350000, 1375000, 1400000, 1425000, 1450000, 1475000, 1500000,
  93. };
  94. static const unsigned int buck23_voltage_map[] = {
  95. 0, 800000, 850000, 900000, 950000, 1000000, 1050000, 1100000,
  96. 1150000, 1200000, 1250000, 1300000, 1350000, 1400000, 1450000, 1500000,
  97. 1550000, 1600000, 1650000, 1700000, 1800000, 1900000, 2500000, 2800000,
  98. 3000000, 3300000,
  99. };
  100. static const int ldo_output_enable_mask[] = {
  101. LP3972_OEN3_L1EN,
  102. LP3972_OVER2_LDO2_EN,
  103. LP3972_OVER2_LDO3_EN,
  104. LP3972_OVER2_LDO4_EN,
  105. LP3972_OVER1_S_EN,
  106. };
  107. static const int ldo_output_enable_addr[] = {
  108. LP3972_OEN3_REG,
  109. LP3972_OVER2_REG,
  110. LP3972_OVER2_REG,
  111. LP3972_OVER2_REG,
  112. LP3972_OVER1_REG,
  113. };
  114. static const int ldo_vol_ctl_addr[] = {
  115. LP3972_MDTV1_REG,
  116. LP3972_L2VCR_REG,
  117. LP3972_L34VCR_REG,
  118. LP3972_L34VCR_REG,
  119. LP3972_SDTV1_REG,
  120. };
  121. static const int buck_vol_enable_addr[] = {
  122. LP3972_OVER1_REG,
  123. LP3972_OEN3_REG,
  124. LP3972_OEN3_REG,
  125. };
  126. static const int buck_base_addr[] = {
  127. LP3972_ADTV1_REG,
  128. LP3972_B2TV_REG,
  129. LP3972_B3TV_REG,
  130. };
  131. #define LP3972_LDO_OUTPUT_ENABLE_MASK(x) (ldo_output_enable_mask[x])
  132. #define LP3972_LDO_OUTPUT_ENABLE_REG(x) (ldo_output_enable_addr[x])
  133. /* LDO voltage control registers shift:
  134. LP3972_LDO1 -> 0, LP3972_LDO2 -> 4
  135. LP3972_LDO3 -> 0, LP3972_LDO4 -> 4
  136. LP3972_LDO5 -> 0
  137. */
  138. #define LP3972_LDO_VOL_CONTR_SHIFT(x) (((x) & 1) << 2)
  139. #define LP3972_LDO_VOL_CONTR_REG(x) (ldo_vol_ctl_addr[x])
  140. #define LP3972_LDO_VOL_CHANGE_SHIFT(x) ((x) ? 4 : 6)
  141. #define LP3972_LDO_VOL_MASK(x) (((x) % 4) ? 0x0f : 0x1f)
  142. #define LP3972_LDO_VOL_MIN_IDX(x) (((x) == 4) ? 0x05 : 0x00)
  143. #define LP3972_LDO_VOL_MAX_IDX(x) ((x) ? (((x) == 4) ? 0x1f : 0x0f) : 0x0c)
  144. #define LP3972_BUCK_VOL_ENABLE_REG(x) (buck_vol_enable_addr[x])
  145. #define LP3972_BUCK_VOL1_REG(x) (buck_base_addr[x])
  146. #define LP3972_BUCK_VOL_MASK 0x1f
  147. #define LP3972_BUCK_VOL_MIN_IDX(x) ((x) ? 0x01 : 0x00)
  148. #define LP3972_BUCK_VOL_MAX_IDX(x) ((x) ? 0x19 : 0x1f)
  149. static int lp3972_i2c_read(struct i2c_client *i2c, char reg, int count,
  150. u16 *dest)
  151. {
  152. int ret;
  153. if (count != 1)
  154. return -EIO;
  155. ret = i2c_smbus_read_byte_data(i2c, reg);
  156. if (ret < 0)
  157. return ret;
  158. *dest = ret;
  159. return 0;
  160. }
  161. static int lp3972_i2c_write(struct i2c_client *i2c, char reg, int count,
  162. const u16 *src)
  163. {
  164. if (count != 1)
  165. return -EIO;
  166. return i2c_smbus_write_byte_data(i2c, reg, *src);
  167. }
  168. static u8 lp3972_reg_read(struct lp3972 *lp3972, u8 reg)
  169. {
  170. u16 val = 0;
  171. mutex_lock(&lp3972->io_lock);
  172. lp3972_i2c_read(lp3972->i2c, reg, 1, &val);
  173. dev_dbg(lp3972->dev, "reg read 0x%02x -> 0x%02x\n", (int)reg,
  174. (unsigned)val & 0xff);
  175. mutex_unlock(&lp3972->io_lock);
  176. return val & 0xff;
  177. }
  178. static int lp3972_set_bits(struct lp3972 *lp3972, u8 reg, u16 mask, u16 val)
  179. {
  180. u16 tmp;
  181. int ret;
  182. mutex_lock(&lp3972->io_lock);
  183. ret = lp3972_i2c_read(lp3972->i2c, reg, 1, &tmp);
  184. tmp = (tmp & ~mask) | val;
  185. if (ret == 0) {
  186. ret = lp3972_i2c_write(lp3972->i2c, reg, 1, &tmp);
  187. dev_dbg(lp3972->dev, "reg write 0x%02x -> 0x%02x\n", (int)reg,
  188. (unsigned)val & 0xff);
  189. }
  190. mutex_unlock(&lp3972->io_lock);
  191. return ret;
  192. }
  193. static int lp3972_ldo_is_enabled(struct regulator_dev *dev)
  194. {
  195. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  196. int ldo = rdev_get_id(dev) - LP3972_LDO1;
  197. u16 mask = LP3972_LDO_OUTPUT_ENABLE_MASK(ldo);
  198. u16 val;
  199. val = lp3972_reg_read(lp3972, LP3972_LDO_OUTPUT_ENABLE_REG(ldo));
  200. return !!(val & mask);
  201. }
  202. static int lp3972_ldo_enable(struct regulator_dev *dev)
  203. {
  204. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  205. int ldo = rdev_get_id(dev) - LP3972_LDO1;
  206. u16 mask = LP3972_LDO_OUTPUT_ENABLE_MASK(ldo);
  207. return lp3972_set_bits(lp3972, LP3972_LDO_OUTPUT_ENABLE_REG(ldo),
  208. mask, mask);
  209. }
  210. static int lp3972_ldo_disable(struct regulator_dev *dev)
  211. {
  212. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  213. int ldo = rdev_get_id(dev) - LP3972_LDO1;
  214. u16 mask = LP3972_LDO_OUTPUT_ENABLE_MASK(ldo);
  215. return lp3972_set_bits(lp3972, LP3972_LDO_OUTPUT_ENABLE_REG(ldo),
  216. mask, 0);
  217. }
  218. static int lp3972_ldo_get_voltage(struct regulator_dev *dev)
  219. {
  220. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  221. int ldo = rdev_get_id(dev) - LP3972_LDO1;
  222. u16 mask = LP3972_LDO_VOL_MASK(ldo);
  223. u16 val, reg;
  224. reg = lp3972_reg_read(lp3972, LP3972_LDO_VOL_CONTR_REG(ldo));
  225. val = (reg >> LP3972_LDO_VOL_CONTR_SHIFT(ldo)) & mask;
  226. return dev->desc->volt_table[val];
  227. }
  228. static int lp3972_ldo_set_voltage_sel(struct regulator_dev *dev,
  229. unsigned int selector)
  230. {
  231. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  232. int ldo = rdev_get_id(dev) - LP3972_LDO1;
  233. int shift, ret;
  234. shift = LP3972_LDO_VOL_CONTR_SHIFT(ldo);
  235. ret = lp3972_set_bits(lp3972, LP3972_LDO_VOL_CONTR_REG(ldo),
  236. LP3972_LDO_VOL_MASK(ldo) << shift, selector << shift);
  237. if (ret)
  238. return ret;
  239. /*
  240. * LDO1 and LDO5 support voltage control by either target voltage1
  241. * or target voltage2 register.
  242. * We use target voltage1 register for LDO1 and LDO5 in this driver.
  243. * We need to update voltage change control register(0x20) to enable
  244. * LDO1 and LDO5 to change to their programmed target values.
  245. */
  246. switch (ldo) {
  247. case LP3972_LDO1:
  248. case LP3972_LDO5:
  249. shift = LP3972_LDO_VOL_CHANGE_SHIFT(ldo);
  250. ret = lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG,
  251. LP3972_VOL_CHANGE_FLAG_MASK << shift,
  252. LP3972_VOL_CHANGE_FLAG_GO << shift);
  253. if (ret)
  254. return ret;
  255. ret = lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG,
  256. LP3972_VOL_CHANGE_FLAG_MASK << shift, 0);
  257. break;
  258. }
  259. return ret;
  260. }
  261. static struct regulator_ops lp3972_ldo_ops = {
  262. .list_voltage = regulator_list_voltage_table,
  263. .is_enabled = lp3972_ldo_is_enabled,
  264. .enable = lp3972_ldo_enable,
  265. .disable = lp3972_ldo_disable,
  266. .get_voltage = lp3972_ldo_get_voltage,
  267. .set_voltage_sel = lp3972_ldo_set_voltage_sel,
  268. };
  269. static int lp3972_dcdc_is_enabled(struct regulator_dev *dev)
  270. {
  271. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  272. int buck = rdev_get_id(dev) - LP3972_DCDC1;
  273. u16 mask = 1 << (buck * 2);
  274. u16 val;
  275. val = lp3972_reg_read(lp3972, LP3972_BUCK_VOL_ENABLE_REG(buck));
  276. return !!(val & mask);
  277. }
  278. static int lp3972_dcdc_enable(struct regulator_dev *dev)
  279. {
  280. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  281. int buck = rdev_get_id(dev) - LP3972_DCDC1;
  282. u16 mask = 1 << (buck * 2);
  283. u16 val;
  284. val = lp3972_set_bits(lp3972, LP3972_BUCK_VOL_ENABLE_REG(buck),
  285. mask, mask);
  286. return val;
  287. }
  288. static int lp3972_dcdc_disable(struct regulator_dev *dev)
  289. {
  290. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  291. int buck = rdev_get_id(dev) - LP3972_DCDC1;
  292. u16 mask = 1 << (buck * 2);
  293. u16 val;
  294. val = lp3972_set_bits(lp3972, LP3972_BUCK_VOL_ENABLE_REG(buck),
  295. mask, 0);
  296. return val;
  297. }
  298. static int lp3972_dcdc_get_voltage(struct regulator_dev *dev)
  299. {
  300. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  301. int buck = rdev_get_id(dev) - LP3972_DCDC1;
  302. u16 reg;
  303. int val;
  304. reg = lp3972_reg_read(lp3972, LP3972_BUCK_VOL1_REG(buck));
  305. reg &= LP3972_BUCK_VOL_MASK;
  306. if (reg <= LP3972_BUCK_VOL_MAX_IDX(buck))
  307. val = dev->desc->volt_table[reg];
  308. else {
  309. val = 0;
  310. dev_warn(&dev->dev, "chip reported incorrect voltage value."
  311. " reg = %d\n", reg);
  312. }
  313. return val;
  314. }
  315. static int lp3972_dcdc_set_voltage_sel(struct regulator_dev *dev,
  316. unsigned int selector)
  317. {
  318. struct lp3972 *lp3972 = rdev_get_drvdata(dev);
  319. int buck = rdev_get_id(dev) - LP3972_DCDC1;
  320. int ret;
  321. ret = lp3972_set_bits(lp3972, LP3972_BUCK_VOL1_REG(buck),
  322. LP3972_BUCK_VOL_MASK, selector);
  323. if (ret)
  324. return ret;
  325. if (buck != 0)
  326. return ret;
  327. ret = lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG,
  328. LP3972_VOL_CHANGE_FLAG_MASK, LP3972_VOL_CHANGE_FLAG_GO);
  329. if (ret)
  330. return ret;
  331. return lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG,
  332. LP3972_VOL_CHANGE_FLAG_MASK, 0);
  333. }
  334. static struct regulator_ops lp3972_dcdc_ops = {
  335. .list_voltage = regulator_list_voltage_table,
  336. .is_enabled = lp3972_dcdc_is_enabled,
  337. .enable = lp3972_dcdc_enable,
  338. .disable = lp3972_dcdc_disable,
  339. .get_voltage = lp3972_dcdc_get_voltage,
  340. .set_voltage_sel = lp3972_dcdc_set_voltage_sel,
  341. };
  342. static const struct regulator_desc regulators[] = {
  343. {
  344. .name = "LDO1",
  345. .id = LP3972_LDO1,
  346. .ops = &lp3972_ldo_ops,
  347. .n_voltages = ARRAY_SIZE(ldo1_voltage_map),
  348. .volt_table = ldo1_voltage_map,
  349. .type = REGULATOR_VOLTAGE,
  350. .owner = THIS_MODULE,
  351. },
  352. {
  353. .name = "LDO2",
  354. .id = LP3972_LDO2,
  355. .ops = &lp3972_ldo_ops,
  356. .n_voltages = ARRAY_SIZE(ldo23_voltage_map),
  357. .volt_table = ldo23_voltage_map,
  358. .type = REGULATOR_VOLTAGE,
  359. .owner = THIS_MODULE,
  360. },
  361. {
  362. .name = "LDO3",
  363. .id = LP3972_LDO3,
  364. .ops = &lp3972_ldo_ops,
  365. .n_voltages = ARRAY_SIZE(ldo23_voltage_map),
  366. .volt_table = ldo23_voltage_map,
  367. .type = REGULATOR_VOLTAGE,
  368. .owner = THIS_MODULE,
  369. },
  370. {
  371. .name = "LDO4",
  372. .id = LP3972_LDO4,
  373. .ops = &lp3972_ldo_ops,
  374. .n_voltages = ARRAY_SIZE(ldo4_voltage_map),
  375. .volt_table = ldo4_voltage_map,
  376. .type = REGULATOR_VOLTAGE,
  377. .owner = THIS_MODULE,
  378. },
  379. {
  380. .name = "LDO5",
  381. .id = LP3972_LDO5,
  382. .ops = &lp3972_ldo_ops,
  383. .n_voltages = ARRAY_SIZE(ldo5_voltage_map),
  384. .volt_table = ldo5_voltage_map,
  385. .type = REGULATOR_VOLTAGE,
  386. .owner = THIS_MODULE,
  387. },
  388. {
  389. .name = "DCDC1",
  390. .id = LP3972_DCDC1,
  391. .ops = &lp3972_dcdc_ops,
  392. .n_voltages = ARRAY_SIZE(buck1_voltage_map),
  393. .volt_table = buck1_voltage_map,
  394. .type = REGULATOR_VOLTAGE,
  395. .owner = THIS_MODULE,
  396. },
  397. {
  398. .name = "DCDC2",
  399. .id = LP3972_DCDC2,
  400. .ops = &lp3972_dcdc_ops,
  401. .n_voltages = ARRAY_SIZE(buck23_voltage_map),
  402. .volt_table = buck23_voltage_map,
  403. .type = REGULATOR_VOLTAGE,
  404. .owner = THIS_MODULE,
  405. },
  406. {
  407. .name = "DCDC3",
  408. .id = LP3972_DCDC3,
  409. .ops = &lp3972_dcdc_ops,
  410. .n_voltages = ARRAY_SIZE(buck23_voltage_map),
  411. .volt_table = buck23_voltage_map,
  412. .type = REGULATOR_VOLTAGE,
  413. .owner = THIS_MODULE,
  414. },
  415. };
  416. static int __devinit setup_regulators(struct lp3972 *lp3972,
  417. struct lp3972_platform_data *pdata)
  418. {
  419. int i, err;
  420. lp3972->num_regulators = pdata->num_regulators;
  421. lp3972->rdev = kcalloc(pdata->num_regulators,
  422. sizeof(struct regulator_dev *), GFP_KERNEL);
  423. if (!lp3972->rdev) {
  424. err = -ENOMEM;
  425. goto err_nomem;
  426. }
  427. /* Instantiate the regulators */
  428. for (i = 0; i < pdata->num_regulators; i++) {
  429. struct lp3972_regulator_subdev *reg = &pdata->regulators[i];
  430. struct regulator_config config = { };
  431. config.dev = lp3972->dev;
  432. config.init_data = reg->initdata;
  433. config.driver_data = lp3972;
  434. lp3972->rdev[i] = regulator_register(&regulators[reg->id],
  435. &config);
  436. if (IS_ERR(lp3972->rdev[i])) {
  437. err = PTR_ERR(lp3972->rdev[i]);
  438. dev_err(lp3972->dev, "regulator init failed: %d\n",
  439. err);
  440. goto error;
  441. }
  442. }
  443. return 0;
  444. error:
  445. while (--i >= 0)
  446. regulator_unregister(lp3972->rdev[i]);
  447. kfree(lp3972->rdev);
  448. lp3972->rdev = NULL;
  449. err_nomem:
  450. return err;
  451. }
  452. static int __devinit lp3972_i2c_probe(struct i2c_client *i2c,
  453. const struct i2c_device_id *id)
  454. {
  455. struct lp3972 *lp3972;
  456. struct lp3972_platform_data *pdata = i2c->dev.platform_data;
  457. int ret;
  458. u16 val;
  459. if (!pdata) {
  460. dev_dbg(&i2c->dev, "No platform init data supplied\n");
  461. return -ENODEV;
  462. }
  463. lp3972 = kzalloc(sizeof(struct lp3972), GFP_KERNEL);
  464. if (!lp3972)
  465. return -ENOMEM;
  466. lp3972->i2c = i2c;
  467. lp3972->dev = &i2c->dev;
  468. mutex_init(&lp3972->io_lock);
  469. /* Detect LP3972 */
  470. ret = lp3972_i2c_read(i2c, LP3972_SYS_CONTROL1_REG, 1, &val);
  471. if (ret == 0 &&
  472. (val & SYS_CONTROL1_INIT_MASK) != SYS_CONTROL1_INIT_VAL) {
  473. ret = -ENODEV;
  474. dev_err(&i2c->dev, "chip reported: val = 0x%x\n", val);
  475. }
  476. if (ret < 0) {
  477. dev_err(&i2c->dev, "failed to detect device. ret = %d\n", ret);
  478. goto err_detect;
  479. }
  480. ret = setup_regulators(lp3972, pdata);
  481. if (ret < 0)
  482. goto err_detect;
  483. i2c_set_clientdata(i2c, lp3972);
  484. return 0;
  485. err_detect:
  486. kfree(lp3972);
  487. return ret;
  488. }
  489. static int __devexit lp3972_i2c_remove(struct i2c_client *i2c)
  490. {
  491. struct lp3972 *lp3972 = i2c_get_clientdata(i2c);
  492. int i;
  493. for (i = 0; i < lp3972->num_regulators; i++)
  494. regulator_unregister(lp3972->rdev[i]);
  495. kfree(lp3972->rdev);
  496. kfree(lp3972);
  497. return 0;
  498. }
  499. static const struct i2c_device_id lp3972_i2c_id[] = {
  500. { "lp3972", 0 },
  501. { }
  502. };
  503. MODULE_DEVICE_TABLE(i2c, lp3972_i2c_id);
  504. static struct i2c_driver lp3972_i2c_driver = {
  505. .driver = {
  506. .name = "lp3972",
  507. .owner = THIS_MODULE,
  508. },
  509. .probe = lp3972_i2c_probe,
  510. .remove = __devexit_p(lp3972_i2c_remove),
  511. .id_table = lp3972_i2c_id,
  512. };
  513. static int __init lp3972_module_init(void)
  514. {
  515. return i2c_add_driver(&lp3972_i2c_driver);
  516. }
  517. subsys_initcall(lp3972_module_init);
  518. static void __exit lp3972_module_exit(void)
  519. {
  520. i2c_del_driver(&lp3972_i2c_driver);
  521. }
  522. module_exit(lp3972_module_exit);
  523. MODULE_LICENSE("GPL");
  524. MODULE_AUTHOR("Axel Lin <axel.lin@gmail.com>");
  525. MODULE_DESCRIPTION("LP3972 PMIC driver");