mci.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568
  1. /*
  2. * Copyright (c) 2010-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/dma-mapping.h>
  17. #include <linux/slab.h>
  18. #include "ath9k.h"
  19. #include "mci.h"
  20. static const u8 ath_mci_duty_cycle[] = { 55, 50, 60, 70, 80, 85, 90, 95, 98 };
  21. static struct ath_mci_profile_info*
  22. ath_mci_find_profile(struct ath_mci_profile *mci,
  23. struct ath_mci_profile_info *info)
  24. {
  25. struct ath_mci_profile_info *entry;
  26. if (list_empty(&mci->info))
  27. return NULL;
  28. list_for_each_entry(entry, &mci->info, list) {
  29. if (entry->conn_handle == info->conn_handle)
  30. return entry;
  31. }
  32. return NULL;
  33. }
  34. static bool ath_mci_add_profile(struct ath_common *common,
  35. struct ath_mci_profile *mci,
  36. struct ath_mci_profile_info *info)
  37. {
  38. struct ath_mci_profile_info *entry;
  39. if ((mci->num_sco == ATH_MCI_MAX_SCO_PROFILE) &&
  40. (info->type == MCI_GPM_COEX_PROFILE_VOICE))
  41. return false;
  42. if (((NUM_PROF(mci) - mci->num_sco) == ATH_MCI_MAX_ACL_PROFILE) &&
  43. (info->type != MCI_GPM_COEX_PROFILE_VOICE))
  44. return false;
  45. entry = kzalloc(sizeof(*entry), GFP_ATOMIC);
  46. if (!entry)
  47. return false;
  48. memcpy(entry, info, 10);
  49. INC_PROF(mci, info);
  50. list_add_tail(&entry->list, &mci->info);
  51. return true;
  52. }
  53. static void ath_mci_del_profile(struct ath_common *common,
  54. struct ath_mci_profile *mci,
  55. struct ath_mci_profile_info *entry)
  56. {
  57. if (!entry)
  58. return;
  59. DEC_PROF(mci, entry);
  60. list_del(&entry->list);
  61. kfree(entry);
  62. }
  63. void ath_mci_flush_profile(struct ath_mci_profile *mci)
  64. {
  65. struct ath_mci_profile_info *info, *tinfo;
  66. mci->aggr_limit = 0;
  67. if (list_empty(&mci->info))
  68. return;
  69. list_for_each_entry_safe(info, tinfo, &mci->info, list) {
  70. list_del(&info->list);
  71. DEC_PROF(mci, info);
  72. kfree(info);
  73. }
  74. }
  75. static void ath_mci_adjust_aggr_limit(struct ath_btcoex *btcoex)
  76. {
  77. struct ath_mci_profile *mci = &btcoex->mci;
  78. u32 wlan_airtime = btcoex->btcoex_period *
  79. (100 - btcoex->duty_cycle) / 100;
  80. /*
  81. * Scale: wlan_airtime is in ms, aggr_limit is in 0.25 ms.
  82. * When wlan_airtime is less than 4ms, aggregation limit has to be
  83. * adjusted half of wlan_airtime to ensure that the aggregation can fit
  84. * without collision with BT traffic.
  85. */
  86. if ((wlan_airtime <= 4) &&
  87. (!mci->aggr_limit || (mci->aggr_limit > (2 * wlan_airtime))))
  88. mci->aggr_limit = 2 * wlan_airtime;
  89. }
  90. static void ath_mci_update_scheme(struct ath_softc *sc)
  91. {
  92. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  93. struct ath_btcoex *btcoex = &sc->btcoex;
  94. struct ath_mci_profile *mci = &btcoex->mci;
  95. struct ath9k_hw_mci *mci_hw = &sc->sc_ah->btcoex_hw.mci;
  96. struct ath_mci_profile_info *info;
  97. u32 num_profile = NUM_PROF(mci);
  98. if (mci_hw->config & ATH_MCI_CONFIG_DISABLE_TUNING)
  99. goto skip_tuning;
  100. btcoex->duty_cycle = ath_mci_duty_cycle[num_profile];
  101. if (num_profile == 1) {
  102. info = list_first_entry(&mci->info,
  103. struct ath_mci_profile_info,
  104. list);
  105. if (mci->num_sco) {
  106. if (info->T == 12)
  107. mci->aggr_limit = 8;
  108. else if (info->T == 6) {
  109. mci->aggr_limit = 6;
  110. btcoex->duty_cycle = 30;
  111. }
  112. ath_dbg(common, MCI,
  113. "Single SCO, aggregation limit %d 1/4 ms\n",
  114. mci->aggr_limit);
  115. } else if (mci->num_pan || mci->num_other_acl) {
  116. /*
  117. * For single PAN/FTP profile, allocate 35% for BT
  118. * to improve WLAN throughput.
  119. */
  120. btcoex->duty_cycle = 35;
  121. btcoex->btcoex_period = 53;
  122. ath_dbg(common, MCI,
  123. "Single PAN/FTP bt period %d ms dutycycle %d\n",
  124. btcoex->duty_cycle, btcoex->btcoex_period);
  125. } else if (mci->num_hid) {
  126. btcoex->duty_cycle = 30;
  127. mci->aggr_limit = 6;
  128. ath_dbg(common, MCI,
  129. "Multiple attempt/timeout single HID "
  130. "aggregation limit 1.5 ms dutycycle 30%%\n");
  131. }
  132. } else if (num_profile == 2) {
  133. if (mci->num_hid == 2)
  134. btcoex->duty_cycle = 30;
  135. mci->aggr_limit = 6;
  136. ath_dbg(common, MCI,
  137. "Two BT profiles aggr limit 1.5 ms dutycycle %d%%\n",
  138. btcoex->duty_cycle);
  139. } else if (num_profile >= 3) {
  140. mci->aggr_limit = 4;
  141. ath_dbg(common, MCI,
  142. "Three or more profiles aggregation limit 1 ms\n");
  143. }
  144. skip_tuning:
  145. if (IS_CHAN_2GHZ(sc->sc_ah->curchan)) {
  146. if (IS_CHAN_HT(sc->sc_ah->curchan))
  147. ath_mci_adjust_aggr_limit(btcoex);
  148. else
  149. btcoex->btcoex_period >>= 1;
  150. }
  151. ath9k_btcoex_timer_pause(sc);
  152. ath9k_hw_btcoex_disable(sc->sc_ah);
  153. if (IS_CHAN_5GHZ(sc->sc_ah->curchan))
  154. return;
  155. btcoex->duty_cycle += (mci->num_bdr ? ATH_MCI_BDR_DUTY_CYCLE : 0);
  156. if (btcoex->duty_cycle > ATH_MCI_MAX_DUTY_CYCLE)
  157. btcoex->duty_cycle = ATH_MCI_MAX_DUTY_CYCLE;
  158. btcoex->btcoex_no_stomp = btcoex->btcoex_period * 1000 *
  159. (100 - btcoex->duty_cycle) / 100;
  160. ath9k_hw_btcoex_enable(sc->sc_ah);
  161. ath9k_btcoex_timer_resume(sc);
  162. }
  163. static void ath_mci_cal_msg(struct ath_softc *sc, u8 opcode, u8 *rx_payload)
  164. {
  165. struct ath_hw *ah = sc->sc_ah;
  166. struct ath_common *common = ath9k_hw_common(ah);
  167. struct ath9k_hw_mci *mci_hw = &ah->btcoex_hw.mci;
  168. u32 payload[4] = {0, 0, 0, 0};
  169. switch (opcode) {
  170. case MCI_GPM_BT_CAL_REQ:
  171. if (mci_hw->bt_state == MCI_BT_AWAKE) {
  172. ar9003_mci_state(ah, MCI_STATE_SET_BT_CAL_START);
  173. ath9k_queue_reset(sc, RESET_TYPE_MCI);
  174. }
  175. ath_dbg(common, MCI, "MCI State : %d\n", mci_hw->bt_state);
  176. break;
  177. case MCI_GPM_BT_CAL_GRANT:
  178. MCI_GPM_SET_CAL_TYPE(payload, MCI_GPM_WLAN_CAL_DONE);
  179. ar9003_mci_send_message(sc->sc_ah, MCI_GPM, 0, payload,
  180. 16, false, true);
  181. break;
  182. default:
  183. ath_dbg(common, MCI, "Unknown GPM CAL message\n");
  184. break;
  185. }
  186. }
  187. static void ath9k_mci_work(struct work_struct *work)
  188. {
  189. struct ath_softc *sc = container_of(work, struct ath_softc, mci_work);
  190. ath_mci_update_scheme(sc);
  191. }
  192. static void ath_mci_process_profile(struct ath_softc *sc,
  193. struct ath_mci_profile_info *info)
  194. {
  195. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  196. struct ath_btcoex *btcoex = &sc->btcoex;
  197. struct ath_mci_profile *mci = &btcoex->mci;
  198. struct ath_mci_profile_info *entry = NULL;
  199. entry = ath_mci_find_profile(mci, info);
  200. if (entry) {
  201. /*
  202. * Two MCI interrupts are generated while connecting to
  203. * headset and A2DP profile, but only one MCI interrupt
  204. * is generated with last added profile type while disconnecting
  205. * both profiles.
  206. * So while adding second profile type decrement
  207. * the first one.
  208. */
  209. if (entry->type != info->type) {
  210. DEC_PROF(mci, entry);
  211. INC_PROF(mci, info);
  212. }
  213. memcpy(entry, info, 10);
  214. }
  215. if (info->start) {
  216. if (!entry && !ath_mci_add_profile(common, mci, info))
  217. return;
  218. } else
  219. ath_mci_del_profile(common, mci, entry);
  220. btcoex->btcoex_period = ATH_MCI_DEF_BT_PERIOD;
  221. mci->aggr_limit = mci->num_sco ? 6 : 0;
  222. btcoex->duty_cycle = ath_mci_duty_cycle[NUM_PROF(mci)];
  223. if (NUM_PROF(mci))
  224. btcoex->bt_stomp_type = ATH_BTCOEX_STOMP_LOW;
  225. else
  226. btcoex->bt_stomp_type = mci->num_mgmt ? ATH_BTCOEX_STOMP_ALL :
  227. ATH_BTCOEX_STOMP_LOW;
  228. ieee80211_queue_work(sc->hw, &sc->mci_work);
  229. }
  230. static void ath_mci_process_status(struct ath_softc *sc,
  231. struct ath_mci_profile_status *status)
  232. {
  233. struct ath_btcoex *btcoex = &sc->btcoex;
  234. struct ath_mci_profile *mci = &btcoex->mci;
  235. struct ath_mci_profile_info info;
  236. int i = 0, old_num_mgmt = mci->num_mgmt;
  237. /* Link status type are not handled */
  238. if (status->is_link)
  239. return;
  240. info.conn_handle = status->conn_handle;
  241. if (ath_mci_find_profile(mci, &info))
  242. return;
  243. if (status->conn_handle >= ATH_MCI_MAX_PROFILE)
  244. return;
  245. if (status->is_critical)
  246. __set_bit(status->conn_handle, mci->status);
  247. else
  248. __clear_bit(status->conn_handle, mci->status);
  249. mci->num_mgmt = 0;
  250. do {
  251. if (test_bit(i, mci->status))
  252. mci->num_mgmt++;
  253. } while (++i < ATH_MCI_MAX_PROFILE);
  254. if (old_num_mgmt != mci->num_mgmt)
  255. ieee80211_queue_work(sc->hw, &sc->mci_work);
  256. }
  257. static void ath_mci_msg(struct ath_softc *sc, u8 opcode, u8 *rx_payload)
  258. {
  259. struct ath_hw *ah = sc->sc_ah;
  260. struct ath_mci_profile_info profile_info;
  261. struct ath_mci_profile_status profile_status;
  262. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  263. u8 major, minor;
  264. u32 seq_num;
  265. switch (opcode) {
  266. case MCI_GPM_COEX_VERSION_QUERY:
  267. ar9003_mci_state(ah, MCI_STATE_SEND_WLAN_COEX_VERSION);
  268. break;
  269. case MCI_GPM_COEX_VERSION_RESPONSE:
  270. major = *(rx_payload + MCI_GPM_COEX_B_MAJOR_VERSION);
  271. minor = *(rx_payload + MCI_GPM_COEX_B_MINOR_VERSION);
  272. ar9003_mci_set_bt_version(ah, major, minor);
  273. break;
  274. case MCI_GPM_COEX_STATUS_QUERY:
  275. ar9003_mci_send_wlan_channels(ah);
  276. break;
  277. case MCI_GPM_COEX_BT_PROFILE_INFO:
  278. memcpy(&profile_info,
  279. (rx_payload + MCI_GPM_COEX_B_PROFILE_TYPE), 10);
  280. if ((profile_info.type == MCI_GPM_COEX_PROFILE_UNKNOWN) ||
  281. (profile_info.type >= MCI_GPM_COEX_PROFILE_MAX)) {
  282. ath_dbg(common, MCI,
  283. "Illegal profile type = %d, state = %d\n",
  284. profile_info.type,
  285. profile_info.start);
  286. break;
  287. }
  288. ath_mci_process_profile(sc, &profile_info);
  289. break;
  290. case MCI_GPM_COEX_BT_STATUS_UPDATE:
  291. profile_status.is_link = *(rx_payload +
  292. MCI_GPM_COEX_B_STATUS_TYPE);
  293. profile_status.conn_handle = *(rx_payload +
  294. MCI_GPM_COEX_B_STATUS_LINKID);
  295. profile_status.is_critical = *(rx_payload +
  296. MCI_GPM_COEX_B_STATUS_STATE);
  297. seq_num = *((u32 *)(rx_payload + 12));
  298. ath_dbg(common, MCI,
  299. "BT_Status_Update: is_link=%d, linkId=%d, state=%d, SEQ=%u\n",
  300. profile_status.is_link, profile_status.conn_handle,
  301. profile_status.is_critical, seq_num);
  302. ath_mci_process_status(sc, &profile_status);
  303. break;
  304. default:
  305. ath_dbg(common, MCI, "Unknown GPM COEX message = 0x%02x\n", opcode);
  306. break;
  307. }
  308. }
  309. int ath_mci_setup(struct ath_softc *sc)
  310. {
  311. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  312. struct ath_mci_coex *mci = &sc->mci_coex;
  313. struct ath_mci_buf *buf = &mci->sched_buf;
  314. buf->bf_addr = dma_alloc_coherent(sc->dev,
  315. ATH_MCI_SCHED_BUF_SIZE + ATH_MCI_GPM_BUF_SIZE,
  316. &buf->bf_paddr, GFP_KERNEL);
  317. if (buf->bf_addr == NULL) {
  318. ath_dbg(common, FATAL, "MCI buffer alloc failed\n");
  319. return -ENOMEM;
  320. }
  321. memset(buf->bf_addr, MCI_GPM_RSVD_PATTERN,
  322. ATH_MCI_SCHED_BUF_SIZE + ATH_MCI_GPM_BUF_SIZE);
  323. mci->sched_buf.bf_len = ATH_MCI_SCHED_BUF_SIZE;
  324. mci->gpm_buf.bf_len = ATH_MCI_GPM_BUF_SIZE;
  325. mci->gpm_buf.bf_addr = (u8 *)mci->sched_buf.bf_addr + mci->sched_buf.bf_len;
  326. mci->gpm_buf.bf_paddr = mci->sched_buf.bf_paddr + mci->sched_buf.bf_len;
  327. ar9003_mci_setup(sc->sc_ah, mci->gpm_buf.bf_paddr,
  328. mci->gpm_buf.bf_addr, (mci->gpm_buf.bf_len >> 4),
  329. mci->sched_buf.bf_paddr);
  330. INIT_WORK(&sc->mci_work, ath9k_mci_work);
  331. ath_dbg(common, MCI, "MCI Initialized\n");
  332. return 0;
  333. }
  334. void ath_mci_cleanup(struct ath_softc *sc)
  335. {
  336. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  337. struct ath_hw *ah = sc->sc_ah;
  338. struct ath_mci_coex *mci = &sc->mci_coex;
  339. struct ath_mci_buf *buf = &mci->sched_buf;
  340. if (buf->bf_addr)
  341. dma_free_coherent(sc->dev,
  342. ATH_MCI_SCHED_BUF_SIZE + ATH_MCI_GPM_BUF_SIZE,
  343. buf->bf_addr, buf->bf_paddr);
  344. ar9003_mci_cleanup(ah);
  345. ath_dbg(common, MCI, "MCI De-Initialized\n");
  346. }
  347. void ath_mci_intr(struct ath_softc *sc)
  348. {
  349. struct ath_mci_coex *mci = &sc->mci_coex;
  350. struct ath_hw *ah = sc->sc_ah;
  351. struct ath_common *common = ath9k_hw_common(ah);
  352. struct ath9k_hw_mci *mci_hw = &ah->btcoex_hw.mci;
  353. u32 mci_int, mci_int_rxmsg;
  354. u32 offset, subtype, opcode;
  355. u32 *pgpm;
  356. u32 more_data = MCI_GPM_MORE;
  357. bool skip_gpm = false;
  358. ar9003_mci_get_interrupt(sc->sc_ah, &mci_int, &mci_int_rxmsg);
  359. if (ar9003_mci_state(ah, MCI_STATE_ENABLE) == 0) {
  360. ar9003_mci_get_next_gpm_offset(ah, true, NULL);
  361. return;
  362. }
  363. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_MSG_REQ_WAKE) {
  364. u32 payload[4] = { 0xffffffff, 0xffffffff,
  365. 0xffffffff, 0xffffff00};
  366. /*
  367. * The following REMOTE_RESET and SYS_WAKING used to sent
  368. * only when BT wake up. Now they are always sent, as a
  369. * recovery method to reset BT MCI's RX alignment.
  370. */
  371. ar9003_mci_send_message(ah, MCI_REMOTE_RESET, 0,
  372. payload, 16, true, false);
  373. ar9003_mci_send_message(ah, MCI_SYS_WAKING, 0,
  374. NULL, 0, true, false);
  375. mci_int_rxmsg &= ~AR_MCI_INTERRUPT_RX_MSG_REQ_WAKE;
  376. ar9003_mci_state(ah, MCI_STATE_RESET_REQ_WAKE);
  377. /*
  378. * always do this for recovery and 2G/5G toggling and LNA_TRANS
  379. */
  380. ar9003_mci_state(ah, MCI_STATE_SET_BT_AWAKE);
  381. }
  382. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_MSG_SYS_WAKING) {
  383. mci_int_rxmsg &= ~AR_MCI_INTERRUPT_RX_MSG_SYS_WAKING;
  384. if ((mci_hw->bt_state == MCI_BT_SLEEP) &&
  385. (ar9003_mci_state(ah, MCI_STATE_REMOTE_SLEEP) !=
  386. MCI_BT_SLEEP))
  387. ar9003_mci_state(ah, MCI_STATE_SET_BT_AWAKE);
  388. }
  389. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_MSG_SYS_SLEEPING) {
  390. mci_int_rxmsg &= ~AR_MCI_INTERRUPT_RX_MSG_SYS_SLEEPING;
  391. if ((mci_hw->bt_state == MCI_BT_AWAKE) &&
  392. (ar9003_mci_state(ah, MCI_STATE_REMOTE_SLEEP) !=
  393. MCI_BT_AWAKE))
  394. mci_hw->bt_state = MCI_BT_SLEEP;
  395. }
  396. if ((mci_int & AR_MCI_INTERRUPT_RX_INVALID_HDR) ||
  397. (mci_int & AR_MCI_INTERRUPT_CONT_INFO_TIMEOUT)) {
  398. ar9003_mci_state(ah, MCI_STATE_RECOVER_RX);
  399. skip_gpm = true;
  400. }
  401. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_MSG_SCHD_INFO) {
  402. mci_int_rxmsg &= ~AR_MCI_INTERRUPT_RX_MSG_SCHD_INFO;
  403. offset = ar9003_mci_state(ah, MCI_STATE_LAST_SCHD_MSG_OFFSET);
  404. }
  405. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_MSG_GPM) {
  406. mci_int_rxmsg &= ~AR_MCI_INTERRUPT_RX_MSG_GPM;
  407. while (more_data == MCI_GPM_MORE) {
  408. pgpm = mci->gpm_buf.bf_addr;
  409. offset = ar9003_mci_get_next_gpm_offset(ah, false,
  410. &more_data);
  411. if (offset == MCI_GPM_INVALID)
  412. break;
  413. pgpm += (offset >> 2);
  414. /*
  415. * The first dword is timer.
  416. * The real data starts from 2nd dword.
  417. */
  418. subtype = MCI_GPM_TYPE(pgpm);
  419. opcode = MCI_GPM_OPCODE(pgpm);
  420. if (skip_gpm)
  421. goto recycle;
  422. if (MCI_GPM_IS_CAL_TYPE(subtype)) {
  423. ath_mci_cal_msg(sc, subtype, (u8 *)pgpm);
  424. } else {
  425. switch (subtype) {
  426. case MCI_GPM_COEX_AGENT:
  427. ath_mci_msg(sc, opcode, (u8 *)pgpm);
  428. break;
  429. default:
  430. break;
  431. }
  432. }
  433. recycle:
  434. MCI_GPM_RECYCLE(pgpm);
  435. }
  436. }
  437. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_HW_MSG_MASK) {
  438. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_MSG_LNA_CONTROL)
  439. mci_int_rxmsg &= ~AR_MCI_INTERRUPT_RX_MSG_LNA_CONTROL;
  440. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_MSG_LNA_INFO)
  441. mci_int_rxmsg &= ~AR_MCI_INTERRUPT_RX_MSG_LNA_INFO;
  442. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_MSG_CONT_INFO) {
  443. int value_dbm = MS(mci_hw->cont_status,
  444. AR_MCI_CONT_RSSI_POWER);
  445. mci_int_rxmsg &= ~AR_MCI_INTERRUPT_RX_MSG_CONT_INFO;
  446. ath_dbg(common, MCI,
  447. "MCI CONT_INFO: (%s) pri = %d pwr = %d dBm\n",
  448. MS(mci_hw->cont_status, AR_MCI_CONT_TXRX) ?
  449. "tx" : "rx",
  450. MS(mci_hw->cont_status, AR_MCI_CONT_PRIORITY),
  451. value_dbm);
  452. }
  453. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_MSG_CONT_NACK)
  454. mci_int_rxmsg &= ~AR_MCI_INTERRUPT_RX_MSG_CONT_NACK;
  455. if (mci_int_rxmsg & AR_MCI_INTERRUPT_RX_MSG_CONT_RST)
  456. mci_int_rxmsg &= ~AR_MCI_INTERRUPT_RX_MSG_CONT_RST;
  457. }
  458. if ((mci_int & AR_MCI_INTERRUPT_RX_INVALID_HDR) ||
  459. (mci_int & AR_MCI_INTERRUPT_CONT_INFO_TIMEOUT))
  460. mci_int &= ~(AR_MCI_INTERRUPT_RX_INVALID_HDR |
  461. AR_MCI_INTERRUPT_CONT_INFO_TIMEOUT);
  462. }
  463. void ath_mci_enable(struct ath_softc *sc)
  464. {
  465. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  466. if (!common->btcoex_enabled)
  467. return;
  468. if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_MCI)
  469. sc->sc_ah->imask |= ATH9K_INT_MCI;
  470. }