bnx2x_stats.c 58 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850
  1. /* bnx2x_stats.c: Broadcom Everest network driver.
  2. *
  3. * Copyright (c) 2007-2012 Broadcom Corporation
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation.
  8. *
  9. * Maintained by: Eilon Greenstein <eilong@broadcom.com>
  10. * Written by: Eliezer Tamir
  11. * Based on code from Michael Chan's bnx2 driver
  12. * UDP CSUM errata workaround by Arik Gendelman
  13. * Slowpath and fastpath rework by Vladislav Zolotarov
  14. * Statistics and Link management by Yitchak Gertner
  15. *
  16. */
  17. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  18. #include "bnx2x_stats.h"
  19. #include "bnx2x_cmn.h"
  20. /* Statistics */
  21. /*
  22. * General service functions
  23. */
  24. static inline long bnx2x_hilo(u32 *hiref)
  25. {
  26. u32 lo = *(hiref + 1);
  27. #if (BITS_PER_LONG == 64)
  28. u32 hi = *hiref;
  29. return HILO_U64(hi, lo);
  30. #else
  31. return lo;
  32. #endif
  33. }
  34. static u16 bnx2x_get_port_stats_dma_len(struct bnx2x *bp)
  35. {
  36. u16 res = sizeof(struct host_port_stats) >> 2;
  37. /* if PFC stats are not supported by the MFW, don't DMA them */
  38. if (!(bp->flags & BC_SUPPORTS_PFC_STATS))
  39. res -= (sizeof(u32)*4) >> 2;
  40. return res;
  41. }
  42. /*
  43. * Init service functions
  44. */
  45. /* Post the next statistics ramrod. Protect it with the spin in
  46. * order to ensure the strict order between statistics ramrods
  47. * (each ramrod has a sequence number passed in a
  48. * bp->fw_stats_req->hdr.drv_stats_counter and ramrods must be
  49. * sent in order).
  50. */
  51. static void bnx2x_storm_stats_post(struct bnx2x *bp)
  52. {
  53. if (!bp->stats_pending) {
  54. int rc;
  55. spin_lock_bh(&bp->stats_lock);
  56. if (bp->stats_pending) {
  57. spin_unlock_bh(&bp->stats_lock);
  58. return;
  59. }
  60. bp->fw_stats_req->hdr.drv_stats_counter =
  61. cpu_to_le16(bp->stats_counter++);
  62. DP(BNX2X_MSG_STATS, "Sending statistics ramrod %d\n",
  63. bp->fw_stats_req->hdr.drv_stats_counter);
  64. /* send FW stats ramrod */
  65. rc = bnx2x_sp_post(bp, RAMROD_CMD_ID_COMMON_STAT_QUERY, 0,
  66. U64_HI(bp->fw_stats_req_mapping),
  67. U64_LO(bp->fw_stats_req_mapping),
  68. NONE_CONNECTION_TYPE);
  69. if (rc == 0)
  70. bp->stats_pending = 1;
  71. spin_unlock_bh(&bp->stats_lock);
  72. }
  73. }
  74. static void bnx2x_hw_stats_post(struct bnx2x *bp)
  75. {
  76. struct dmae_command *dmae = &bp->stats_dmae;
  77. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  78. *stats_comp = DMAE_COMP_VAL;
  79. if (CHIP_REV_IS_SLOW(bp))
  80. return;
  81. /* loader */
  82. if (bp->executer_idx) {
  83. int loader_idx = PMF_DMAE_C(bp);
  84. u32 opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  85. true, DMAE_COMP_GRC);
  86. opcode = bnx2x_dmae_opcode_clr_src_reset(opcode);
  87. memset(dmae, 0, sizeof(struct dmae_command));
  88. dmae->opcode = opcode;
  89. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, dmae[0]));
  90. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, dmae[0]));
  91. dmae->dst_addr_lo = (DMAE_REG_CMD_MEM +
  92. sizeof(struct dmae_command) *
  93. (loader_idx + 1)) >> 2;
  94. dmae->dst_addr_hi = 0;
  95. dmae->len = sizeof(struct dmae_command) >> 2;
  96. if (CHIP_IS_E1(bp))
  97. dmae->len--;
  98. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx + 1] >> 2;
  99. dmae->comp_addr_hi = 0;
  100. dmae->comp_val = 1;
  101. *stats_comp = 0;
  102. bnx2x_post_dmae(bp, dmae, loader_idx);
  103. } else if (bp->func_stx) {
  104. *stats_comp = 0;
  105. memcpy(bnx2x_sp(bp, func_stats), &bp->func_stats,
  106. sizeof(bp->func_stats));
  107. bnx2x_post_dmae(bp, dmae, INIT_DMAE_C(bp));
  108. }
  109. }
  110. static int bnx2x_stats_comp(struct bnx2x *bp)
  111. {
  112. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  113. int cnt = 10;
  114. might_sleep();
  115. while (*stats_comp != DMAE_COMP_VAL) {
  116. if (!cnt) {
  117. BNX2X_ERR("timeout waiting for stats finished\n");
  118. break;
  119. }
  120. cnt--;
  121. usleep_range(1000, 1000);
  122. }
  123. return 1;
  124. }
  125. /*
  126. * Statistics service functions
  127. */
  128. static void bnx2x_stats_pmf_update(struct bnx2x *bp)
  129. {
  130. struct dmae_command *dmae;
  131. u32 opcode;
  132. int loader_idx = PMF_DMAE_C(bp);
  133. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  134. /* sanity */
  135. if (!bp->port.pmf || !bp->port.port_stx) {
  136. BNX2X_ERR("BUG!\n");
  137. return;
  138. }
  139. bp->executer_idx = 0;
  140. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI, false, 0);
  141. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  142. dmae->opcode = bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_GRC);
  143. dmae->src_addr_lo = bp->port.port_stx >> 2;
  144. dmae->src_addr_hi = 0;
  145. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  146. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  147. dmae->len = DMAE_LEN32_RD_MAX;
  148. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  149. dmae->comp_addr_hi = 0;
  150. dmae->comp_val = 1;
  151. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  152. dmae->opcode = bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_PCI);
  153. dmae->src_addr_lo = (bp->port.port_stx >> 2) + DMAE_LEN32_RD_MAX;
  154. dmae->src_addr_hi = 0;
  155. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats) +
  156. DMAE_LEN32_RD_MAX * 4);
  157. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats) +
  158. DMAE_LEN32_RD_MAX * 4);
  159. dmae->len = bnx2x_get_port_stats_dma_len(bp) - DMAE_LEN32_RD_MAX;
  160. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  161. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  162. dmae->comp_val = DMAE_COMP_VAL;
  163. *stats_comp = 0;
  164. bnx2x_hw_stats_post(bp);
  165. bnx2x_stats_comp(bp);
  166. }
  167. static void bnx2x_port_stats_init(struct bnx2x *bp)
  168. {
  169. struct dmae_command *dmae;
  170. int port = BP_PORT(bp);
  171. u32 opcode;
  172. int loader_idx = PMF_DMAE_C(bp);
  173. u32 mac_addr;
  174. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  175. /* sanity */
  176. if (!bp->link_vars.link_up || !bp->port.pmf) {
  177. BNX2X_ERR("BUG!\n");
  178. return;
  179. }
  180. bp->executer_idx = 0;
  181. /* MCP */
  182. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  183. true, DMAE_COMP_GRC);
  184. if (bp->port.port_stx) {
  185. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  186. dmae->opcode = opcode;
  187. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  188. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  189. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  190. dmae->dst_addr_hi = 0;
  191. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  192. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  193. dmae->comp_addr_hi = 0;
  194. dmae->comp_val = 1;
  195. }
  196. if (bp->func_stx) {
  197. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  198. dmae->opcode = opcode;
  199. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  200. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  201. dmae->dst_addr_lo = bp->func_stx >> 2;
  202. dmae->dst_addr_hi = 0;
  203. dmae->len = sizeof(struct host_func_stats) >> 2;
  204. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  205. dmae->comp_addr_hi = 0;
  206. dmae->comp_val = 1;
  207. }
  208. /* MAC */
  209. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI,
  210. true, DMAE_COMP_GRC);
  211. /* EMAC is special */
  212. if (bp->link_vars.mac_type == MAC_TYPE_EMAC) {
  213. mac_addr = (port ? GRCBASE_EMAC1 : GRCBASE_EMAC0);
  214. /* EMAC_REG_EMAC_RX_STAT_AC (EMAC_REG_EMAC_RX_STAT_AC_COUNT)*/
  215. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  216. dmae->opcode = opcode;
  217. dmae->src_addr_lo = (mac_addr +
  218. EMAC_REG_EMAC_RX_STAT_AC) >> 2;
  219. dmae->src_addr_hi = 0;
  220. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats));
  221. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats));
  222. dmae->len = EMAC_REG_EMAC_RX_STAT_AC_COUNT;
  223. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  224. dmae->comp_addr_hi = 0;
  225. dmae->comp_val = 1;
  226. /* EMAC_REG_EMAC_RX_STAT_AC_28 */
  227. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  228. dmae->opcode = opcode;
  229. dmae->src_addr_lo = (mac_addr +
  230. EMAC_REG_EMAC_RX_STAT_AC_28) >> 2;
  231. dmae->src_addr_hi = 0;
  232. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats) +
  233. offsetof(struct emac_stats, rx_stat_falsecarriererrors));
  234. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats) +
  235. offsetof(struct emac_stats, rx_stat_falsecarriererrors));
  236. dmae->len = 1;
  237. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  238. dmae->comp_addr_hi = 0;
  239. dmae->comp_val = 1;
  240. /* EMAC_REG_EMAC_TX_STAT_AC (EMAC_REG_EMAC_TX_STAT_AC_COUNT)*/
  241. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  242. dmae->opcode = opcode;
  243. dmae->src_addr_lo = (mac_addr +
  244. EMAC_REG_EMAC_TX_STAT_AC) >> 2;
  245. dmae->src_addr_hi = 0;
  246. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats) +
  247. offsetof(struct emac_stats, tx_stat_ifhcoutoctets));
  248. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats) +
  249. offsetof(struct emac_stats, tx_stat_ifhcoutoctets));
  250. dmae->len = EMAC_REG_EMAC_TX_STAT_AC_COUNT;
  251. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  252. dmae->comp_addr_hi = 0;
  253. dmae->comp_val = 1;
  254. } else {
  255. u32 tx_src_addr_lo, rx_src_addr_lo;
  256. u16 rx_len, tx_len;
  257. /* configure the params according to MAC type */
  258. switch (bp->link_vars.mac_type) {
  259. case MAC_TYPE_BMAC:
  260. mac_addr = (port ? NIG_REG_INGRESS_BMAC1_MEM :
  261. NIG_REG_INGRESS_BMAC0_MEM);
  262. /* BIGMAC_REGISTER_TX_STAT_GTPKT ..
  263. BIGMAC_REGISTER_TX_STAT_GTBYT */
  264. if (CHIP_IS_E1x(bp)) {
  265. tx_src_addr_lo = (mac_addr +
  266. BIGMAC_REGISTER_TX_STAT_GTPKT) >> 2;
  267. tx_len = (8 + BIGMAC_REGISTER_TX_STAT_GTBYT -
  268. BIGMAC_REGISTER_TX_STAT_GTPKT) >> 2;
  269. rx_src_addr_lo = (mac_addr +
  270. BIGMAC_REGISTER_RX_STAT_GR64) >> 2;
  271. rx_len = (8 + BIGMAC_REGISTER_RX_STAT_GRIPJ -
  272. BIGMAC_REGISTER_RX_STAT_GR64) >> 2;
  273. } else {
  274. tx_src_addr_lo = (mac_addr +
  275. BIGMAC2_REGISTER_TX_STAT_GTPOK) >> 2;
  276. tx_len = (8 + BIGMAC2_REGISTER_TX_STAT_GTBYT -
  277. BIGMAC2_REGISTER_TX_STAT_GTPOK) >> 2;
  278. rx_src_addr_lo = (mac_addr +
  279. BIGMAC2_REGISTER_RX_STAT_GR64) >> 2;
  280. rx_len = (8 + BIGMAC2_REGISTER_RX_STAT_GRIPJ -
  281. BIGMAC2_REGISTER_RX_STAT_GR64) >> 2;
  282. }
  283. break;
  284. case MAC_TYPE_UMAC: /* handled by MSTAT */
  285. case MAC_TYPE_XMAC: /* handled by MSTAT */
  286. default:
  287. mac_addr = port ? GRCBASE_MSTAT1 : GRCBASE_MSTAT0;
  288. tx_src_addr_lo = (mac_addr +
  289. MSTAT_REG_TX_STAT_GTXPOK_LO) >> 2;
  290. rx_src_addr_lo = (mac_addr +
  291. MSTAT_REG_RX_STAT_GR64_LO) >> 2;
  292. tx_len = sizeof(bp->slowpath->
  293. mac_stats.mstat_stats.stats_tx) >> 2;
  294. rx_len = sizeof(bp->slowpath->
  295. mac_stats.mstat_stats.stats_rx) >> 2;
  296. break;
  297. }
  298. /* TX stats */
  299. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  300. dmae->opcode = opcode;
  301. dmae->src_addr_lo = tx_src_addr_lo;
  302. dmae->src_addr_hi = 0;
  303. dmae->len = tx_len;
  304. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats));
  305. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats));
  306. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  307. dmae->comp_addr_hi = 0;
  308. dmae->comp_val = 1;
  309. /* RX stats */
  310. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  311. dmae->opcode = opcode;
  312. dmae->src_addr_hi = 0;
  313. dmae->src_addr_lo = rx_src_addr_lo;
  314. dmae->dst_addr_lo =
  315. U64_LO(bnx2x_sp_mapping(bp, mac_stats) + (tx_len << 2));
  316. dmae->dst_addr_hi =
  317. U64_HI(bnx2x_sp_mapping(bp, mac_stats) + (tx_len << 2));
  318. dmae->len = rx_len;
  319. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  320. dmae->comp_addr_hi = 0;
  321. dmae->comp_val = 1;
  322. }
  323. /* NIG */
  324. if (!CHIP_IS_E3(bp)) {
  325. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  326. dmae->opcode = opcode;
  327. dmae->src_addr_lo = (port ? NIG_REG_STAT1_EGRESS_MAC_PKT0 :
  328. NIG_REG_STAT0_EGRESS_MAC_PKT0) >> 2;
  329. dmae->src_addr_hi = 0;
  330. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats) +
  331. offsetof(struct nig_stats, egress_mac_pkt0_lo));
  332. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats) +
  333. offsetof(struct nig_stats, egress_mac_pkt0_lo));
  334. dmae->len = (2*sizeof(u32)) >> 2;
  335. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  336. dmae->comp_addr_hi = 0;
  337. dmae->comp_val = 1;
  338. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  339. dmae->opcode = opcode;
  340. dmae->src_addr_lo = (port ? NIG_REG_STAT1_EGRESS_MAC_PKT1 :
  341. NIG_REG_STAT0_EGRESS_MAC_PKT1) >> 2;
  342. dmae->src_addr_hi = 0;
  343. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats) +
  344. offsetof(struct nig_stats, egress_mac_pkt1_lo));
  345. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats) +
  346. offsetof(struct nig_stats, egress_mac_pkt1_lo));
  347. dmae->len = (2*sizeof(u32)) >> 2;
  348. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  349. dmae->comp_addr_hi = 0;
  350. dmae->comp_val = 1;
  351. }
  352. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  353. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI,
  354. true, DMAE_COMP_PCI);
  355. dmae->src_addr_lo = (port ? NIG_REG_STAT1_BRB_DISCARD :
  356. NIG_REG_STAT0_BRB_DISCARD) >> 2;
  357. dmae->src_addr_hi = 0;
  358. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats));
  359. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats));
  360. dmae->len = (sizeof(struct nig_stats) - 4*sizeof(u32)) >> 2;
  361. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  362. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  363. dmae->comp_val = DMAE_COMP_VAL;
  364. *stats_comp = 0;
  365. }
  366. static void bnx2x_func_stats_init(struct bnx2x *bp)
  367. {
  368. struct dmae_command *dmae = &bp->stats_dmae;
  369. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  370. /* sanity */
  371. if (!bp->func_stx) {
  372. BNX2X_ERR("BUG!\n");
  373. return;
  374. }
  375. bp->executer_idx = 0;
  376. memset(dmae, 0, sizeof(struct dmae_command));
  377. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  378. true, DMAE_COMP_PCI);
  379. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  380. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  381. dmae->dst_addr_lo = bp->func_stx >> 2;
  382. dmae->dst_addr_hi = 0;
  383. dmae->len = sizeof(struct host_func_stats) >> 2;
  384. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  385. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  386. dmae->comp_val = DMAE_COMP_VAL;
  387. *stats_comp = 0;
  388. }
  389. static void bnx2x_stats_start(struct bnx2x *bp)
  390. {
  391. if (bp->port.pmf)
  392. bnx2x_port_stats_init(bp);
  393. else if (bp->func_stx)
  394. bnx2x_func_stats_init(bp);
  395. bnx2x_hw_stats_post(bp);
  396. bnx2x_storm_stats_post(bp);
  397. }
  398. static void bnx2x_stats_pmf_start(struct bnx2x *bp)
  399. {
  400. bnx2x_stats_comp(bp);
  401. bnx2x_stats_pmf_update(bp);
  402. bnx2x_stats_start(bp);
  403. }
  404. static void bnx2x_stats_restart(struct bnx2x *bp)
  405. {
  406. bnx2x_stats_comp(bp);
  407. bnx2x_stats_start(bp);
  408. }
  409. static void bnx2x_bmac_stats_update(struct bnx2x *bp)
  410. {
  411. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  412. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  413. struct {
  414. u32 lo;
  415. u32 hi;
  416. } diff;
  417. if (CHIP_IS_E1x(bp)) {
  418. struct bmac1_stats *new = bnx2x_sp(bp, mac_stats.bmac1_stats);
  419. /* the macros below will use "bmac1_stats" type */
  420. UPDATE_STAT64(rx_stat_grerb, rx_stat_ifhcinbadoctets);
  421. UPDATE_STAT64(rx_stat_grfcs, rx_stat_dot3statsfcserrors);
  422. UPDATE_STAT64(rx_stat_grund, rx_stat_etherstatsundersizepkts);
  423. UPDATE_STAT64(rx_stat_grovr, rx_stat_dot3statsframestoolong);
  424. UPDATE_STAT64(rx_stat_grfrg, rx_stat_etherstatsfragments);
  425. UPDATE_STAT64(rx_stat_grjbr, rx_stat_etherstatsjabbers);
  426. UPDATE_STAT64(rx_stat_grxcf, rx_stat_maccontrolframesreceived);
  427. UPDATE_STAT64(rx_stat_grxpf, rx_stat_xoffstateentered);
  428. UPDATE_STAT64(rx_stat_grxpf, rx_stat_mac_xpf);
  429. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_outxoffsent);
  430. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_flowcontroldone);
  431. UPDATE_STAT64(tx_stat_gt64, tx_stat_etherstatspkts64octets);
  432. UPDATE_STAT64(tx_stat_gt127,
  433. tx_stat_etherstatspkts65octetsto127octets);
  434. UPDATE_STAT64(tx_stat_gt255,
  435. tx_stat_etherstatspkts128octetsto255octets);
  436. UPDATE_STAT64(tx_stat_gt511,
  437. tx_stat_etherstatspkts256octetsto511octets);
  438. UPDATE_STAT64(tx_stat_gt1023,
  439. tx_stat_etherstatspkts512octetsto1023octets);
  440. UPDATE_STAT64(tx_stat_gt1518,
  441. tx_stat_etherstatspkts1024octetsto1522octets);
  442. UPDATE_STAT64(tx_stat_gt2047, tx_stat_mac_2047);
  443. UPDATE_STAT64(tx_stat_gt4095, tx_stat_mac_4095);
  444. UPDATE_STAT64(tx_stat_gt9216, tx_stat_mac_9216);
  445. UPDATE_STAT64(tx_stat_gt16383, tx_stat_mac_16383);
  446. UPDATE_STAT64(tx_stat_gterr,
  447. tx_stat_dot3statsinternalmactransmiterrors);
  448. UPDATE_STAT64(tx_stat_gtufl, tx_stat_mac_ufl);
  449. } else {
  450. struct bmac2_stats *new = bnx2x_sp(bp, mac_stats.bmac2_stats);
  451. /* the macros below will use "bmac2_stats" type */
  452. UPDATE_STAT64(rx_stat_grerb, rx_stat_ifhcinbadoctets);
  453. UPDATE_STAT64(rx_stat_grfcs, rx_stat_dot3statsfcserrors);
  454. UPDATE_STAT64(rx_stat_grund, rx_stat_etherstatsundersizepkts);
  455. UPDATE_STAT64(rx_stat_grovr, rx_stat_dot3statsframestoolong);
  456. UPDATE_STAT64(rx_stat_grfrg, rx_stat_etherstatsfragments);
  457. UPDATE_STAT64(rx_stat_grjbr, rx_stat_etherstatsjabbers);
  458. UPDATE_STAT64(rx_stat_grxcf, rx_stat_maccontrolframesreceived);
  459. UPDATE_STAT64(rx_stat_grxpf, rx_stat_xoffstateentered);
  460. UPDATE_STAT64(rx_stat_grxpf, rx_stat_mac_xpf);
  461. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_outxoffsent);
  462. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_flowcontroldone);
  463. UPDATE_STAT64(tx_stat_gt64, tx_stat_etherstatspkts64octets);
  464. UPDATE_STAT64(tx_stat_gt127,
  465. tx_stat_etherstatspkts65octetsto127octets);
  466. UPDATE_STAT64(tx_stat_gt255,
  467. tx_stat_etherstatspkts128octetsto255octets);
  468. UPDATE_STAT64(tx_stat_gt511,
  469. tx_stat_etherstatspkts256octetsto511octets);
  470. UPDATE_STAT64(tx_stat_gt1023,
  471. tx_stat_etherstatspkts512octetsto1023octets);
  472. UPDATE_STAT64(tx_stat_gt1518,
  473. tx_stat_etherstatspkts1024octetsto1522octets);
  474. UPDATE_STAT64(tx_stat_gt2047, tx_stat_mac_2047);
  475. UPDATE_STAT64(tx_stat_gt4095, tx_stat_mac_4095);
  476. UPDATE_STAT64(tx_stat_gt9216, tx_stat_mac_9216);
  477. UPDATE_STAT64(tx_stat_gt16383, tx_stat_mac_16383);
  478. UPDATE_STAT64(tx_stat_gterr,
  479. tx_stat_dot3statsinternalmactransmiterrors);
  480. UPDATE_STAT64(tx_stat_gtufl, tx_stat_mac_ufl);
  481. /* collect PFC stats */
  482. pstats->pfc_frames_tx_hi = new->tx_stat_gtpp_hi;
  483. pstats->pfc_frames_tx_lo = new->tx_stat_gtpp_lo;
  484. pstats->pfc_frames_rx_hi = new->rx_stat_grpp_hi;
  485. pstats->pfc_frames_rx_lo = new->rx_stat_grpp_lo;
  486. }
  487. estats->pause_frames_received_hi =
  488. pstats->mac_stx[1].rx_stat_mac_xpf_hi;
  489. estats->pause_frames_received_lo =
  490. pstats->mac_stx[1].rx_stat_mac_xpf_lo;
  491. estats->pause_frames_sent_hi =
  492. pstats->mac_stx[1].tx_stat_outxoffsent_hi;
  493. estats->pause_frames_sent_lo =
  494. pstats->mac_stx[1].tx_stat_outxoffsent_lo;
  495. estats->pfc_frames_received_hi =
  496. pstats->pfc_frames_rx_hi;
  497. estats->pfc_frames_received_lo =
  498. pstats->pfc_frames_rx_lo;
  499. estats->pfc_frames_sent_hi =
  500. pstats->pfc_frames_tx_hi;
  501. estats->pfc_frames_sent_lo =
  502. pstats->pfc_frames_tx_lo;
  503. }
  504. static void bnx2x_mstat_stats_update(struct bnx2x *bp)
  505. {
  506. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  507. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  508. struct mstat_stats *new = bnx2x_sp(bp, mac_stats.mstat_stats);
  509. ADD_STAT64(stats_rx.rx_grerb, rx_stat_ifhcinbadoctets);
  510. ADD_STAT64(stats_rx.rx_grfcs, rx_stat_dot3statsfcserrors);
  511. ADD_STAT64(stats_rx.rx_grund, rx_stat_etherstatsundersizepkts);
  512. ADD_STAT64(stats_rx.rx_grovr, rx_stat_dot3statsframestoolong);
  513. ADD_STAT64(stats_rx.rx_grfrg, rx_stat_etherstatsfragments);
  514. ADD_STAT64(stats_rx.rx_grxcf, rx_stat_maccontrolframesreceived);
  515. ADD_STAT64(stats_rx.rx_grxpf, rx_stat_xoffstateentered);
  516. ADD_STAT64(stats_rx.rx_grxpf, rx_stat_mac_xpf);
  517. ADD_STAT64(stats_tx.tx_gtxpf, tx_stat_outxoffsent);
  518. ADD_STAT64(stats_tx.tx_gtxpf, tx_stat_flowcontroldone);
  519. /* collect pfc stats */
  520. ADD_64(pstats->pfc_frames_tx_hi, new->stats_tx.tx_gtxpp_hi,
  521. pstats->pfc_frames_tx_lo, new->stats_tx.tx_gtxpp_lo);
  522. ADD_64(pstats->pfc_frames_rx_hi, new->stats_rx.rx_grxpp_hi,
  523. pstats->pfc_frames_rx_lo, new->stats_rx.rx_grxpp_lo);
  524. ADD_STAT64(stats_tx.tx_gt64, tx_stat_etherstatspkts64octets);
  525. ADD_STAT64(stats_tx.tx_gt127,
  526. tx_stat_etherstatspkts65octetsto127octets);
  527. ADD_STAT64(stats_tx.tx_gt255,
  528. tx_stat_etherstatspkts128octetsto255octets);
  529. ADD_STAT64(stats_tx.tx_gt511,
  530. tx_stat_etherstatspkts256octetsto511octets);
  531. ADD_STAT64(stats_tx.tx_gt1023,
  532. tx_stat_etherstatspkts512octetsto1023octets);
  533. ADD_STAT64(stats_tx.tx_gt1518,
  534. tx_stat_etherstatspkts1024octetsto1522octets);
  535. ADD_STAT64(stats_tx.tx_gt2047, tx_stat_mac_2047);
  536. ADD_STAT64(stats_tx.tx_gt4095, tx_stat_mac_4095);
  537. ADD_STAT64(stats_tx.tx_gt9216, tx_stat_mac_9216);
  538. ADD_STAT64(stats_tx.tx_gt16383, tx_stat_mac_16383);
  539. ADD_STAT64(stats_tx.tx_gterr,
  540. tx_stat_dot3statsinternalmactransmiterrors);
  541. ADD_STAT64(stats_tx.tx_gtufl, tx_stat_mac_ufl);
  542. estats->etherstatspkts1024octetsto1522octets_hi =
  543. pstats->mac_stx[1].tx_stat_etherstatspkts1024octetsto1522octets_hi;
  544. estats->etherstatspkts1024octetsto1522octets_lo =
  545. pstats->mac_stx[1].tx_stat_etherstatspkts1024octetsto1522octets_lo;
  546. estats->etherstatspktsover1522octets_hi =
  547. pstats->mac_stx[1].tx_stat_mac_2047_hi;
  548. estats->etherstatspktsover1522octets_lo =
  549. pstats->mac_stx[1].tx_stat_mac_2047_lo;
  550. ADD_64(estats->etherstatspktsover1522octets_hi,
  551. pstats->mac_stx[1].tx_stat_mac_4095_hi,
  552. estats->etherstatspktsover1522octets_lo,
  553. pstats->mac_stx[1].tx_stat_mac_4095_lo);
  554. ADD_64(estats->etherstatspktsover1522octets_hi,
  555. pstats->mac_stx[1].tx_stat_mac_9216_hi,
  556. estats->etherstatspktsover1522octets_lo,
  557. pstats->mac_stx[1].tx_stat_mac_9216_lo);
  558. ADD_64(estats->etherstatspktsover1522octets_hi,
  559. pstats->mac_stx[1].tx_stat_mac_16383_hi,
  560. estats->etherstatspktsover1522octets_lo,
  561. pstats->mac_stx[1].tx_stat_mac_16383_lo);
  562. estats->pause_frames_received_hi =
  563. pstats->mac_stx[1].rx_stat_mac_xpf_hi;
  564. estats->pause_frames_received_lo =
  565. pstats->mac_stx[1].rx_stat_mac_xpf_lo;
  566. estats->pause_frames_sent_hi =
  567. pstats->mac_stx[1].tx_stat_outxoffsent_hi;
  568. estats->pause_frames_sent_lo =
  569. pstats->mac_stx[1].tx_stat_outxoffsent_lo;
  570. estats->pfc_frames_received_hi =
  571. pstats->pfc_frames_rx_hi;
  572. estats->pfc_frames_received_lo =
  573. pstats->pfc_frames_rx_lo;
  574. estats->pfc_frames_sent_hi =
  575. pstats->pfc_frames_tx_hi;
  576. estats->pfc_frames_sent_lo =
  577. pstats->pfc_frames_tx_lo;
  578. }
  579. static void bnx2x_emac_stats_update(struct bnx2x *bp)
  580. {
  581. struct emac_stats *new = bnx2x_sp(bp, mac_stats.emac_stats);
  582. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  583. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  584. UPDATE_EXTEND_STAT(rx_stat_ifhcinbadoctets);
  585. UPDATE_EXTEND_STAT(tx_stat_ifhcoutbadoctets);
  586. UPDATE_EXTEND_STAT(rx_stat_dot3statsfcserrors);
  587. UPDATE_EXTEND_STAT(rx_stat_dot3statsalignmenterrors);
  588. UPDATE_EXTEND_STAT(rx_stat_dot3statscarriersenseerrors);
  589. UPDATE_EXTEND_STAT(rx_stat_falsecarriererrors);
  590. UPDATE_EXTEND_STAT(rx_stat_etherstatsundersizepkts);
  591. UPDATE_EXTEND_STAT(rx_stat_dot3statsframestoolong);
  592. UPDATE_EXTEND_STAT(rx_stat_etherstatsfragments);
  593. UPDATE_EXTEND_STAT(rx_stat_etherstatsjabbers);
  594. UPDATE_EXTEND_STAT(rx_stat_maccontrolframesreceived);
  595. UPDATE_EXTEND_STAT(rx_stat_xoffstateentered);
  596. UPDATE_EXTEND_STAT(rx_stat_xonpauseframesreceived);
  597. UPDATE_EXTEND_STAT(rx_stat_xoffpauseframesreceived);
  598. UPDATE_EXTEND_STAT(tx_stat_outxonsent);
  599. UPDATE_EXTEND_STAT(tx_stat_outxoffsent);
  600. UPDATE_EXTEND_STAT(tx_stat_flowcontroldone);
  601. UPDATE_EXTEND_STAT(tx_stat_etherstatscollisions);
  602. UPDATE_EXTEND_STAT(tx_stat_dot3statssinglecollisionframes);
  603. UPDATE_EXTEND_STAT(tx_stat_dot3statsmultiplecollisionframes);
  604. UPDATE_EXTEND_STAT(tx_stat_dot3statsdeferredtransmissions);
  605. UPDATE_EXTEND_STAT(tx_stat_dot3statsexcessivecollisions);
  606. UPDATE_EXTEND_STAT(tx_stat_dot3statslatecollisions);
  607. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts64octets);
  608. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts65octetsto127octets);
  609. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts128octetsto255octets);
  610. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts256octetsto511octets);
  611. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts512octetsto1023octets);
  612. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts1024octetsto1522octets);
  613. UPDATE_EXTEND_STAT(tx_stat_etherstatspktsover1522octets);
  614. UPDATE_EXTEND_STAT(tx_stat_dot3statsinternalmactransmiterrors);
  615. estats->pause_frames_received_hi =
  616. pstats->mac_stx[1].rx_stat_xonpauseframesreceived_hi;
  617. estats->pause_frames_received_lo =
  618. pstats->mac_stx[1].rx_stat_xonpauseframesreceived_lo;
  619. ADD_64(estats->pause_frames_received_hi,
  620. pstats->mac_stx[1].rx_stat_xoffpauseframesreceived_hi,
  621. estats->pause_frames_received_lo,
  622. pstats->mac_stx[1].rx_stat_xoffpauseframesreceived_lo);
  623. estats->pause_frames_sent_hi =
  624. pstats->mac_stx[1].tx_stat_outxonsent_hi;
  625. estats->pause_frames_sent_lo =
  626. pstats->mac_stx[1].tx_stat_outxonsent_lo;
  627. ADD_64(estats->pause_frames_sent_hi,
  628. pstats->mac_stx[1].tx_stat_outxoffsent_hi,
  629. estats->pause_frames_sent_lo,
  630. pstats->mac_stx[1].tx_stat_outxoffsent_lo);
  631. }
  632. static int bnx2x_hw_stats_update(struct bnx2x *bp)
  633. {
  634. struct nig_stats *new = bnx2x_sp(bp, nig_stats);
  635. struct nig_stats *old = &(bp->port.old_nig_stats);
  636. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  637. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  638. struct {
  639. u32 lo;
  640. u32 hi;
  641. } diff;
  642. switch (bp->link_vars.mac_type) {
  643. case MAC_TYPE_BMAC:
  644. bnx2x_bmac_stats_update(bp);
  645. break;
  646. case MAC_TYPE_EMAC:
  647. bnx2x_emac_stats_update(bp);
  648. break;
  649. case MAC_TYPE_UMAC:
  650. case MAC_TYPE_XMAC:
  651. bnx2x_mstat_stats_update(bp);
  652. break;
  653. case MAC_TYPE_NONE: /* unreached */
  654. DP(BNX2X_MSG_STATS,
  655. "stats updated by DMAE but no MAC active\n");
  656. return -1;
  657. default: /* unreached */
  658. BNX2X_ERR("Unknown MAC type\n");
  659. }
  660. ADD_EXTEND_64(pstats->brb_drop_hi, pstats->brb_drop_lo,
  661. new->brb_discard - old->brb_discard);
  662. ADD_EXTEND_64(estats->brb_truncate_hi, estats->brb_truncate_lo,
  663. new->brb_truncate - old->brb_truncate);
  664. if (!CHIP_IS_E3(bp)) {
  665. UPDATE_STAT64_NIG(egress_mac_pkt0,
  666. etherstatspkts1024octetsto1522octets);
  667. UPDATE_STAT64_NIG(egress_mac_pkt1,
  668. etherstatspktsover1522octets);
  669. }
  670. memcpy(old, new, sizeof(struct nig_stats));
  671. memcpy(&(estats->rx_stat_ifhcinbadoctets_hi), &(pstats->mac_stx[1]),
  672. sizeof(struct mac_stx));
  673. estats->brb_drop_hi = pstats->brb_drop_hi;
  674. estats->brb_drop_lo = pstats->brb_drop_lo;
  675. pstats->host_port_stats_counter++;
  676. if (CHIP_IS_E3(bp)) {
  677. u32 lpi_reg = BP_PORT(bp) ? MISC_REG_CPMU_LP_SM_ENT_CNT_P1
  678. : MISC_REG_CPMU_LP_SM_ENT_CNT_P0;
  679. estats->eee_tx_lpi += REG_RD(bp, lpi_reg);
  680. }
  681. if (!BP_NOMCP(bp)) {
  682. u32 nig_timer_max =
  683. SHMEM_RD(bp, port_mb[BP_PORT(bp)].stat_nig_timer);
  684. if (nig_timer_max != estats->nig_timer_max) {
  685. estats->nig_timer_max = nig_timer_max;
  686. BNX2X_ERR("NIG timer max (%u)\n",
  687. estats->nig_timer_max);
  688. }
  689. }
  690. return 0;
  691. }
  692. static int bnx2x_storm_stats_update(struct bnx2x *bp)
  693. {
  694. struct tstorm_per_port_stats *tport =
  695. &bp->fw_stats_data->port.tstorm_port_statistics;
  696. struct tstorm_per_pf_stats *tfunc =
  697. &bp->fw_stats_data->pf.tstorm_pf_statistics;
  698. struct host_func_stats *fstats = &bp->func_stats;
  699. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  700. struct bnx2x_eth_stats_old *estats_old = &bp->eth_stats_old;
  701. struct stats_counter *counters = &bp->fw_stats_data->storm_counters;
  702. int i;
  703. u16 cur_stats_counter;
  704. /* Make sure we use the value of the counter
  705. * used for sending the last stats ramrod.
  706. */
  707. spin_lock_bh(&bp->stats_lock);
  708. cur_stats_counter = bp->stats_counter - 1;
  709. spin_unlock_bh(&bp->stats_lock);
  710. /* are storm stats valid? */
  711. if (le16_to_cpu(counters->xstats_counter) != cur_stats_counter) {
  712. DP(BNX2X_MSG_STATS,
  713. "stats not updated by xstorm xstorm counter (0x%x) != stats_counter (0x%x)\n",
  714. le16_to_cpu(counters->xstats_counter), bp->stats_counter);
  715. return -EAGAIN;
  716. }
  717. if (le16_to_cpu(counters->ustats_counter) != cur_stats_counter) {
  718. DP(BNX2X_MSG_STATS,
  719. "stats not updated by ustorm ustorm counter (0x%x) != stats_counter (0x%x)\n",
  720. le16_to_cpu(counters->ustats_counter), bp->stats_counter);
  721. return -EAGAIN;
  722. }
  723. if (le16_to_cpu(counters->cstats_counter) != cur_stats_counter) {
  724. DP(BNX2X_MSG_STATS,
  725. "stats not updated by cstorm cstorm counter (0x%x) != stats_counter (0x%x)\n",
  726. le16_to_cpu(counters->cstats_counter), bp->stats_counter);
  727. return -EAGAIN;
  728. }
  729. if (le16_to_cpu(counters->tstats_counter) != cur_stats_counter) {
  730. DP(BNX2X_MSG_STATS,
  731. "stats not updated by tstorm tstorm counter (0x%x) != stats_counter (0x%x)\n",
  732. le16_to_cpu(counters->tstats_counter), bp->stats_counter);
  733. return -EAGAIN;
  734. }
  735. estats->error_bytes_received_hi = 0;
  736. estats->error_bytes_received_lo = 0;
  737. for_each_eth_queue(bp, i) {
  738. struct bnx2x_fastpath *fp = &bp->fp[i];
  739. struct tstorm_per_queue_stats *tclient =
  740. &bp->fw_stats_data->queue_stats[i].
  741. tstorm_queue_statistics;
  742. struct tstorm_per_queue_stats *old_tclient =
  743. &bnx2x_fp_stats(bp, fp)->old_tclient;
  744. struct ustorm_per_queue_stats *uclient =
  745. &bp->fw_stats_data->queue_stats[i].
  746. ustorm_queue_statistics;
  747. struct ustorm_per_queue_stats *old_uclient =
  748. &bnx2x_fp_stats(bp, fp)->old_uclient;
  749. struct xstorm_per_queue_stats *xclient =
  750. &bp->fw_stats_data->queue_stats[i].
  751. xstorm_queue_statistics;
  752. struct xstorm_per_queue_stats *old_xclient =
  753. &bnx2x_fp_stats(bp, fp)->old_xclient;
  754. struct bnx2x_eth_q_stats *qstats =
  755. &bnx2x_fp_stats(bp, fp)->eth_q_stats;
  756. struct bnx2x_eth_q_stats_old *qstats_old =
  757. &bnx2x_fp_stats(bp, fp)->eth_q_stats_old;
  758. u32 diff;
  759. DP(BNX2X_MSG_STATS, "queue[%d]: ucast_sent 0x%x, bcast_sent 0x%x mcast_sent 0x%x\n",
  760. i, xclient->ucast_pkts_sent,
  761. xclient->bcast_pkts_sent, xclient->mcast_pkts_sent);
  762. DP(BNX2X_MSG_STATS, "---------------\n");
  763. UPDATE_QSTAT(tclient->rcv_bcast_bytes,
  764. total_broadcast_bytes_received);
  765. UPDATE_QSTAT(tclient->rcv_mcast_bytes,
  766. total_multicast_bytes_received);
  767. UPDATE_QSTAT(tclient->rcv_ucast_bytes,
  768. total_unicast_bytes_received);
  769. /*
  770. * sum to total_bytes_received all
  771. * unicast/multicast/broadcast
  772. */
  773. qstats->total_bytes_received_hi =
  774. qstats->total_broadcast_bytes_received_hi;
  775. qstats->total_bytes_received_lo =
  776. qstats->total_broadcast_bytes_received_lo;
  777. ADD_64(qstats->total_bytes_received_hi,
  778. qstats->total_multicast_bytes_received_hi,
  779. qstats->total_bytes_received_lo,
  780. qstats->total_multicast_bytes_received_lo);
  781. ADD_64(qstats->total_bytes_received_hi,
  782. qstats->total_unicast_bytes_received_hi,
  783. qstats->total_bytes_received_lo,
  784. qstats->total_unicast_bytes_received_lo);
  785. qstats->valid_bytes_received_hi =
  786. qstats->total_bytes_received_hi;
  787. qstats->valid_bytes_received_lo =
  788. qstats->total_bytes_received_lo;
  789. UPDATE_EXTEND_TSTAT(rcv_ucast_pkts,
  790. total_unicast_packets_received);
  791. UPDATE_EXTEND_TSTAT(rcv_mcast_pkts,
  792. total_multicast_packets_received);
  793. UPDATE_EXTEND_TSTAT(rcv_bcast_pkts,
  794. total_broadcast_packets_received);
  795. UPDATE_EXTEND_E_TSTAT(pkts_too_big_discard,
  796. etherstatsoverrsizepkts);
  797. UPDATE_EXTEND_E_TSTAT(no_buff_discard, no_buff_discard);
  798. SUB_EXTEND_USTAT(ucast_no_buff_pkts,
  799. total_unicast_packets_received);
  800. SUB_EXTEND_USTAT(mcast_no_buff_pkts,
  801. total_multicast_packets_received);
  802. SUB_EXTEND_USTAT(bcast_no_buff_pkts,
  803. total_broadcast_packets_received);
  804. UPDATE_EXTEND_E_USTAT(ucast_no_buff_pkts, no_buff_discard);
  805. UPDATE_EXTEND_E_USTAT(mcast_no_buff_pkts, no_buff_discard);
  806. UPDATE_EXTEND_E_USTAT(bcast_no_buff_pkts, no_buff_discard);
  807. UPDATE_QSTAT(xclient->bcast_bytes_sent,
  808. total_broadcast_bytes_transmitted);
  809. UPDATE_QSTAT(xclient->mcast_bytes_sent,
  810. total_multicast_bytes_transmitted);
  811. UPDATE_QSTAT(xclient->ucast_bytes_sent,
  812. total_unicast_bytes_transmitted);
  813. /*
  814. * sum to total_bytes_transmitted all
  815. * unicast/multicast/broadcast
  816. */
  817. qstats->total_bytes_transmitted_hi =
  818. qstats->total_unicast_bytes_transmitted_hi;
  819. qstats->total_bytes_transmitted_lo =
  820. qstats->total_unicast_bytes_transmitted_lo;
  821. ADD_64(qstats->total_bytes_transmitted_hi,
  822. qstats->total_broadcast_bytes_transmitted_hi,
  823. qstats->total_bytes_transmitted_lo,
  824. qstats->total_broadcast_bytes_transmitted_lo);
  825. ADD_64(qstats->total_bytes_transmitted_hi,
  826. qstats->total_multicast_bytes_transmitted_hi,
  827. qstats->total_bytes_transmitted_lo,
  828. qstats->total_multicast_bytes_transmitted_lo);
  829. UPDATE_EXTEND_XSTAT(ucast_pkts_sent,
  830. total_unicast_packets_transmitted);
  831. UPDATE_EXTEND_XSTAT(mcast_pkts_sent,
  832. total_multicast_packets_transmitted);
  833. UPDATE_EXTEND_XSTAT(bcast_pkts_sent,
  834. total_broadcast_packets_transmitted);
  835. UPDATE_EXTEND_TSTAT(checksum_discard,
  836. total_packets_received_checksum_discarded);
  837. UPDATE_EXTEND_TSTAT(ttl0_discard,
  838. total_packets_received_ttl0_discarded);
  839. UPDATE_EXTEND_XSTAT(error_drop_pkts,
  840. total_transmitted_dropped_packets_error);
  841. /* TPA aggregations completed */
  842. UPDATE_EXTEND_E_USTAT(coalesced_events, total_tpa_aggregations);
  843. /* Number of network frames aggregated by TPA */
  844. UPDATE_EXTEND_E_USTAT(coalesced_pkts,
  845. total_tpa_aggregated_frames);
  846. /* Total number of bytes in completed TPA aggregations */
  847. UPDATE_QSTAT(uclient->coalesced_bytes, total_tpa_bytes);
  848. UPDATE_ESTAT_QSTAT_64(total_tpa_bytes);
  849. UPDATE_FSTAT_QSTAT(total_bytes_received);
  850. UPDATE_FSTAT_QSTAT(total_bytes_transmitted);
  851. UPDATE_FSTAT_QSTAT(total_unicast_packets_received);
  852. UPDATE_FSTAT_QSTAT(total_multicast_packets_received);
  853. UPDATE_FSTAT_QSTAT(total_broadcast_packets_received);
  854. UPDATE_FSTAT_QSTAT(total_unicast_packets_transmitted);
  855. UPDATE_FSTAT_QSTAT(total_multicast_packets_transmitted);
  856. UPDATE_FSTAT_QSTAT(total_broadcast_packets_transmitted);
  857. UPDATE_FSTAT_QSTAT(valid_bytes_received);
  858. }
  859. ADD_64(estats->total_bytes_received_hi,
  860. estats->rx_stat_ifhcinbadoctets_hi,
  861. estats->total_bytes_received_lo,
  862. estats->rx_stat_ifhcinbadoctets_lo);
  863. ADD_64(estats->total_bytes_received_hi,
  864. le32_to_cpu(tfunc->rcv_error_bytes.hi),
  865. estats->total_bytes_received_lo,
  866. le32_to_cpu(tfunc->rcv_error_bytes.lo));
  867. ADD_64(estats->error_bytes_received_hi,
  868. le32_to_cpu(tfunc->rcv_error_bytes.hi),
  869. estats->error_bytes_received_lo,
  870. le32_to_cpu(tfunc->rcv_error_bytes.lo));
  871. UPDATE_ESTAT(etherstatsoverrsizepkts, rx_stat_dot3statsframestoolong);
  872. ADD_64(estats->error_bytes_received_hi,
  873. estats->rx_stat_ifhcinbadoctets_hi,
  874. estats->error_bytes_received_lo,
  875. estats->rx_stat_ifhcinbadoctets_lo);
  876. if (bp->port.pmf) {
  877. struct bnx2x_fw_port_stats_old *fwstats = &bp->fw_stats_old;
  878. UPDATE_FW_STAT(mac_filter_discard);
  879. UPDATE_FW_STAT(mf_tag_discard);
  880. UPDATE_FW_STAT(brb_truncate_discard);
  881. UPDATE_FW_STAT(mac_discard);
  882. }
  883. fstats->host_func_stats_start = ++fstats->host_func_stats_end;
  884. bp->stats_pending = 0;
  885. return 0;
  886. }
  887. static void bnx2x_net_stats_update(struct bnx2x *bp)
  888. {
  889. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  890. struct net_device_stats *nstats = &bp->dev->stats;
  891. unsigned long tmp;
  892. int i;
  893. nstats->rx_packets =
  894. bnx2x_hilo(&estats->total_unicast_packets_received_hi) +
  895. bnx2x_hilo(&estats->total_multicast_packets_received_hi) +
  896. bnx2x_hilo(&estats->total_broadcast_packets_received_hi);
  897. nstats->tx_packets =
  898. bnx2x_hilo(&estats->total_unicast_packets_transmitted_hi) +
  899. bnx2x_hilo(&estats->total_multicast_packets_transmitted_hi) +
  900. bnx2x_hilo(&estats->total_broadcast_packets_transmitted_hi);
  901. nstats->rx_bytes = bnx2x_hilo(&estats->total_bytes_received_hi);
  902. nstats->tx_bytes = bnx2x_hilo(&estats->total_bytes_transmitted_hi);
  903. tmp = estats->mac_discard;
  904. for_each_rx_queue(bp, i) {
  905. struct tstorm_per_queue_stats *old_tclient =
  906. &bp->fp_stats[i].old_tclient;
  907. tmp += le32_to_cpu(old_tclient->checksum_discard);
  908. }
  909. nstats->rx_dropped = tmp + bp->net_stats_old.rx_dropped;
  910. nstats->tx_dropped = 0;
  911. nstats->multicast =
  912. bnx2x_hilo(&estats->total_multicast_packets_received_hi);
  913. nstats->collisions =
  914. bnx2x_hilo(&estats->tx_stat_etherstatscollisions_hi);
  915. nstats->rx_length_errors =
  916. bnx2x_hilo(&estats->rx_stat_etherstatsundersizepkts_hi) +
  917. bnx2x_hilo(&estats->etherstatsoverrsizepkts_hi);
  918. nstats->rx_over_errors = bnx2x_hilo(&estats->brb_drop_hi) +
  919. bnx2x_hilo(&estats->brb_truncate_hi);
  920. nstats->rx_crc_errors =
  921. bnx2x_hilo(&estats->rx_stat_dot3statsfcserrors_hi);
  922. nstats->rx_frame_errors =
  923. bnx2x_hilo(&estats->rx_stat_dot3statsalignmenterrors_hi);
  924. nstats->rx_fifo_errors = bnx2x_hilo(&estats->no_buff_discard_hi);
  925. nstats->rx_missed_errors = 0;
  926. nstats->rx_errors = nstats->rx_length_errors +
  927. nstats->rx_over_errors +
  928. nstats->rx_crc_errors +
  929. nstats->rx_frame_errors +
  930. nstats->rx_fifo_errors +
  931. nstats->rx_missed_errors;
  932. nstats->tx_aborted_errors =
  933. bnx2x_hilo(&estats->tx_stat_dot3statslatecollisions_hi) +
  934. bnx2x_hilo(&estats->tx_stat_dot3statsexcessivecollisions_hi);
  935. nstats->tx_carrier_errors =
  936. bnx2x_hilo(&estats->rx_stat_dot3statscarriersenseerrors_hi);
  937. nstats->tx_fifo_errors = 0;
  938. nstats->tx_heartbeat_errors = 0;
  939. nstats->tx_window_errors = 0;
  940. nstats->tx_errors = nstats->tx_aborted_errors +
  941. nstats->tx_carrier_errors +
  942. bnx2x_hilo(&estats->tx_stat_dot3statsinternalmactransmiterrors_hi);
  943. }
  944. static void bnx2x_drv_stats_update(struct bnx2x *bp)
  945. {
  946. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  947. int i;
  948. for_each_queue(bp, i) {
  949. struct bnx2x_eth_q_stats *qstats = &bp->fp_stats[i].eth_q_stats;
  950. struct bnx2x_eth_q_stats_old *qstats_old =
  951. &bp->fp_stats[i].eth_q_stats_old;
  952. UPDATE_ESTAT_QSTAT(driver_xoff);
  953. UPDATE_ESTAT_QSTAT(rx_err_discard_pkt);
  954. UPDATE_ESTAT_QSTAT(rx_skb_alloc_failed);
  955. UPDATE_ESTAT_QSTAT(hw_csum_err);
  956. }
  957. }
  958. static bool bnx2x_edebug_stats_stopped(struct bnx2x *bp)
  959. {
  960. u32 val;
  961. if (SHMEM2_HAS(bp, edebug_driver_if[1])) {
  962. val = SHMEM2_RD(bp, edebug_driver_if[1]);
  963. if (val == EDEBUG_DRIVER_IF_OP_CODE_DISABLE_STAT)
  964. return true;
  965. }
  966. return false;
  967. }
  968. static void bnx2x_stats_update(struct bnx2x *bp)
  969. {
  970. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  971. if (bnx2x_edebug_stats_stopped(bp))
  972. return;
  973. if (*stats_comp != DMAE_COMP_VAL)
  974. return;
  975. if (bp->port.pmf)
  976. bnx2x_hw_stats_update(bp);
  977. if (bnx2x_storm_stats_update(bp) && (bp->stats_pending++ == 3)) {
  978. BNX2X_ERR("storm stats were not updated for 3 times\n");
  979. bnx2x_panic();
  980. return;
  981. }
  982. bnx2x_net_stats_update(bp);
  983. bnx2x_drv_stats_update(bp);
  984. if (netif_msg_timer(bp)) {
  985. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  986. netdev_dbg(bp->dev, "brb drops %u brb truncate %u\n",
  987. estats->brb_drop_lo, estats->brb_truncate_lo);
  988. }
  989. bnx2x_hw_stats_post(bp);
  990. bnx2x_storm_stats_post(bp);
  991. }
  992. static void bnx2x_port_stats_stop(struct bnx2x *bp)
  993. {
  994. struct dmae_command *dmae;
  995. u32 opcode;
  996. int loader_idx = PMF_DMAE_C(bp);
  997. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  998. bp->executer_idx = 0;
  999. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC, false, 0);
  1000. if (bp->port.port_stx) {
  1001. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1002. if (bp->func_stx)
  1003. dmae->opcode = bnx2x_dmae_opcode_add_comp(
  1004. opcode, DMAE_COMP_GRC);
  1005. else
  1006. dmae->opcode = bnx2x_dmae_opcode_add_comp(
  1007. opcode, DMAE_COMP_PCI);
  1008. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  1009. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  1010. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  1011. dmae->dst_addr_hi = 0;
  1012. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  1013. if (bp->func_stx) {
  1014. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  1015. dmae->comp_addr_hi = 0;
  1016. dmae->comp_val = 1;
  1017. } else {
  1018. dmae->comp_addr_lo =
  1019. U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1020. dmae->comp_addr_hi =
  1021. U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1022. dmae->comp_val = DMAE_COMP_VAL;
  1023. *stats_comp = 0;
  1024. }
  1025. }
  1026. if (bp->func_stx) {
  1027. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1028. dmae->opcode =
  1029. bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_PCI);
  1030. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  1031. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  1032. dmae->dst_addr_lo = bp->func_stx >> 2;
  1033. dmae->dst_addr_hi = 0;
  1034. dmae->len = sizeof(struct host_func_stats) >> 2;
  1035. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1036. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1037. dmae->comp_val = DMAE_COMP_VAL;
  1038. *stats_comp = 0;
  1039. }
  1040. }
  1041. static void bnx2x_stats_stop(struct bnx2x *bp)
  1042. {
  1043. int update = 0;
  1044. bnx2x_stats_comp(bp);
  1045. if (bp->port.pmf)
  1046. update = (bnx2x_hw_stats_update(bp) == 0);
  1047. update |= (bnx2x_storm_stats_update(bp) == 0);
  1048. if (update) {
  1049. bnx2x_net_stats_update(bp);
  1050. if (bp->port.pmf)
  1051. bnx2x_port_stats_stop(bp);
  1052. bnx2x_hw_stats_post(bp);
  1053. bnx2x_stats_comp(bp);
  1054. }
  1055. }
  1056. static void bnx2x_stats_do_nothing(struct bnx2x *bp)
  1057. {
  1058. }
  1059. static const struct {
  1060. void (*action)(struct bnx2x *bp);
  1061. enum bnx2x_stats_state next_state;
  1062. } bnx2x_stats_stm[STATS_STATE_MAX][STATS_EVENT_MAX] = {
  1063. /* state event */
  1064. {
  1065. /* DISABLED PMF */ {bnx2x_stats_pmf_update, STATS_STATE_DISABLED},
  1066. /* LINK_UP */ {bnx2x_stats_start, STATS_STATE_ENABLED},
  1067. /* UPDATE */ {bnx2x_stats_do_nothing, STATS_STATE_DISABLED},
  1068. /* STOP */ {bnx2x_stats_do_nothing, STATS_STATE_DISABLED}
  1069. },
  1070. {
  1071. /* ENABLED PMF */ {bnx2x_stats_pmf_start, STATS_STATE_ENABLED},
  1072. /* LINK_UP */ {bnx2x_stats_restart, STATS_STATE_ENABLED},
  1073. /* UPDATE */ {bnx2x_stats_update, STATS_STATE_ENABLED},
  1074. /* STOP */ {bnx2x_stats_stop, STATS_STATE_DISABLED}
  1075. }
  1076. };
  1077. void bnx2x_stats_handle(struct bnx2x *bp, enum bnx2x_stats_event event)
  1078. {
  1079. enum bnx2x_stats_state state;
  1080. if (unlikely(bp->panic))
  1081. return;
  1082. spin_lock_bh(&bp->stats_lock);
  1083. state = bp->stats_state;
  1084. bp->stats_state = bnx2x_stats_stm[state][event].next_state;
  1085. spin_unlock_bh(&bp->stats_lock);
  1086. bnx2x_stats_stm[state][event].action(bp);
  1087. if ((event != STATS_EVENT_UPDATE) || netif_msg_timer(bp))
  1088. DP(BNX2X_MSG_STATS, "state %d -> event %d -> state %d\n",
  1089. state, event, bp->stats_state);
  1090. }
  1091. static void bnx2x_port_stats_base_init(struct bnx2x *bp)
  1092. {
  1093. struct dmae_command *dmae;
  1094. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  1095. /* sanity */
  1096. if (!bp->port.pmf || !bp->port.port_stx) {
  1097. BNX2X_ERR("BUG!\n");
  1098. return;
  1099. }
  1100. bp->executer_idx = 0;
  1101. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1102. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  1103. true, DMAE_COMP_PCI);
  1104. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  1105. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  1106. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  1107. dmae->dst_addr_hi = 0;
  1108. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  1109. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1110. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1111. dmae->comp_val = DMAE_COMP_VAL;
  1112. *stats_comp = 0;
  1113. bnx2x_hw_stats_post(bp);
  1114. bnx2x_stats_comp(bp);
  1115. }
  1116. /* This function will prepare the statistics ramrod data the way
  1117. * we will only have to increment the statistics counter and
  1118. * send the ramrod each time we have to.
  1119. */
  1120. static void bnx2x_prep_fw_stats_req(struct bnx2x *bp)
  1121. {
  1122. int i;
  1123. int first_queue_query_index;
  1124. struct stats_query_header *stats_hdr = &bp->fw_stats_req->hdr;
  1125. dma_addr_t cur_data_offset;
  1126. struct stats_query_entry *cur_query_entry;
  1127. stats_hdr->cmd_num = bp->fw_stats_num;
  1128. stats_hdr->drv_stats_counter = 0;
  1129. /* storm_counters struct contains the counters of completed
  1130. * statistics requests per storm which are incremented by FW
  1131. * each time it completes hadning a statistics ramrod. We will
  1132. * check these counters in the timer handler and discard a
  1133. * (statistics) ramrod completion.
  1134. */
  1135. cur_data_offset = bp->fw_stats_data_mapping +
  1136. offsetof(struct bnx2x_fw_stats_data, storm_counters);
  1137. stats_hdr->stats_counters_addrs.hi =
  1138. cpu_to_le32(U64_HI(cur_data_offset));
  1139. stats_hdr->stats_counters_addrs.lo =
  1140. cpu_to_le32(U64_LO(cur_data_offset));
  1141. /* prepare to the first stats ramrod (will be completed with
  1142. * the counters equal to zero) - init counters to somethig different.
  1143. */
  1144. memset(&bp->fw_stats_data->storm_counters, 0xff,
  1145. sizeof(struct stats_counter));
  1146. /**** Port FW statistics data ****/
  1147. cur_data_offset = bp->fw_stats_data_mapping +
  1148. offsetof(struct bnx2x_fw_stats_data, port);
  1149. cur_query_entry = &bp->fw_stats_req->query[BNX2X_PORT_QUERY_IDX];
  1150. cur_query_entry->kind = STATS_TYPE_PORT;
  1151. /* For port query index is a DONT CARE */
  1152. cur_query_entry->index = BP_PORT(bp);
  1153. /* For port query funcID is a DONT CARE */
  1154. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1155. cur_query_entry->address.hi = cpu_to_le32(U64_HI(cur_data_offset));
  1156. cur_query_entry->address.lo = cpu_to_le32(U64_LO(cur_data_offset));
  1157. /**** PF FW statistics data ****/
  1158. cur_data_offset = bp->fw_stats_data_mapping +
  1159. offsetof(struct bnx2x_fw_stats_data, pf);
  1160. cur_query_entry = &bp->fw_stats_req->query[BNX2X_PF_QUERY_IDX];
  1161. cur_query_entry->kind = STATS_TYPE_PF;
  1162. /* For PF query index is a DONT CARE */
  1163. cur_query_entry->index = BP_PORT(bp);
  1164. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1165. cur_query_entry->address.hi = cpu_to_le32(U64_HI(cur_data_offset));
  1166. cur_query_entry->address.lo = cpu_to_le32(U64_LO(cur_data_offset));
  1167. /**** FCoE FW statistics data ****/
  1168. if (!NO_FCOE(bp)) {
  1169. cur_data_offset = bp->fw_stats_data_mapping +
  1170. offsetof(struct bnx2x_fw_stats_data, fcoe);
  1171. cur_query_entry =
  1172. &bp->fw_stats_req->query[BNX2X_FCOE_QUERY_IDX];
  1173. cur_query_entry->kind = STATS_TYPE_FCOE;
  1174. /* For FCoE query index is a DONT CARE */
  1175. cur_query_entry->index = BP_PORT(bp);
  1176. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1177. cur_query_entry->address.hi =
  1178. cpu_to_le32(U64_HI(cur_data_offset));
  1179. cur_query_entry->address.lo =
  1180. cpu_to_le32(U64_LO(cur_data_offset));
  1181. }
  1182. /**** Clients' queries ****/
  1183. cur_data_offset = bp->fw_stats_data_mapping +
  1184. offsetof(struct bnx2x_fw_stats_data, queue_stats);
  1185. /* first queue query index depends whether FCoE offloaded request will
  1186. * be included in the ramrod
  1187. */
  1188. if (!NO_FCOE(bp))
  1189. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX;
  1190. else
  1191. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX - 1;
  1192. for_each_eth_queue(bp, i) {
  1193. cur_query_entry =
  1194. &bp->fw_stats_req->
  1195. query[first_queue_query_index + i];
  1196. cur_query_entry->kind = STATS_TYPE_QUEUE;
  1197. cur_query_entry->index = bnx2x_stats_id(&bp->fp[i]);
  1198. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1199. cur_query_entry->address.hi =
  1200. cpu_to_le32(U64_HI(cur_data_offset));
  1201. cur_query_entry->address.lo =
  1202. cpu_to_le32(U64_LO(cur_data_offset));
  1203. cur_data_offset += sizeof(struct per_queue_stats);
  1204. }
  1205. /* add FCoE queue query if needed */
  1206. if (!NO_FCOE(bp)) {
  1207. cur_query_entry =
  1208. &bp->fw_stats_req->
  1209. query[first_queue_query_index + i];
  1210. cur_query_entry->kind = STATS_TYPE_QUEUE;
  1211. cur_query_entry->index = bnx2x_stats_id(&bp->fp[FCOE_IDX(bp)]);
  1212. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1213. cur_query_entry->address.hi =
  1214. cpu_to_le32(U64_HI(cur_data_offset));
  1215. cur_query_entry->address.lo =
  1216. cpu_to_le32(U64_LO(cur_data_offset));
  1217. }
  1218. }
  1219. void bnx2x_stats_init(struct bnx2x *bp)
  1220. {
  1221. int /*abs*/port = BP_PORT(bp);
  1222. int mb_idx = BP_FW_MB_IDX(bp);
  1223. int i;
  1224. bp->stats_pending = 0;
  1225. bp->executer_idx = 0;
  1226. bp->stats_counter = 0;
  1227. /* port and func stats for management */
  1228. if (!BP_NOMCP(bp)) {
  1229. bp->port.port_stx = SHMEM_RD(bp, port_mb[port].port_stx);
  1230. bp->func_stx = SHMEM_RD(bp, func_mb[mb_idx].fw_mb_param);
  1231. } else {
  1232. bp->port.port_stx = 0;
  1233. bp->func_stx = 0;
  1234. }
  1235. DP(BNX2X_MSG_STATS, "port_stx 0x%x func_stx 0x%x\n",
  1236. bp->port.port_stx, bp->func_stx);
  1237. /* pmf should retrieve port statistics from SP on a non-init*/
  1238. if (!bp->stats_init && bp->port.pmf && bp->port.port_stx)
  1239. bnx2x_stats_handle(bp, STATS_EVENT_PMF);
  1240. port = BP_PORT(bp);
  1241. /* port stats */
  1242. memset(&(bp->port.old_nig_stats), 0, sizeof(struct nig_stats));
  1243. bp->port.old_nig_stats.brb_discard =
  1244. REG_RD(bp, NIG_REG_STAT0_BRB_DISCARD + port*0x38);
  1245. bp->port.old_nig_stats.brb_truncate =
  1246. REG_RD(bp, NIG_REG_STAT0_BRB_TRUNCATE + port*0x38);
  1247. if (!CHIP_IS_E3(bp)) {
  1248. REG_RD_DMAE(bp, NIG_REG_STAT0_EGRESS_MAC_PKT0 + port*0x50,
  1249. &(bp->port.old_nig_stats.egress_mac_pkt0_lo), 2);
  1250. REG_RD_DMAE(bp, NIG_REG_STAT0_EGRESS_MAC_PKT1 + port*0x50,
  1251. &(bp->port.old_nig_stats.egress_mac_pkt1_lo), 2);
  1252. }
  1253. /* function stats */
  1254. for_each_queue(bp, i) {
  1255. struct bnx2x_fp_stats *fp_stats = &bp->fp_stats[i];
  1256. memset(&fp_stats->old_tclient, 0,
  1257. sizeof(fp_stats->old_tclient));
  1258. memset(&fp_stats->old_uclient, 0,
  1259. sizeof(fp_stats->old_uclient));
  1260. memset(&fp_stats->old_xclient, 0,
  1261. sizeof(fp_stats->old_xclient));
  1262. if (bp->stats_init) {
  1263. memset(&fp_stats->eth_q_stats, 0,
  1264. sizeof(fp_stats->eth_q_stats));
  1265. memset(&fp_stats->eth_q_stats_old, 0,
  1266. sizeof(fp_stats->eth_q_stats_old));
  1267. }
  1268. }
  1269. /* Prepare statistics ramrod data */
  1270. bnx2x_prep_fw_stats_req(bp);
  1271. memset(&bp->dev->stats, 0, sizeof(bp->dev->stats));
  1272. if (bp->stats_init) {
  1273. memset(&bp->net_stats_old, 0, sizeof(bp->net_stats_old));
  1274. memset(&bp->fw_stats_old, 0, sizeof(bp->fw_stats_old));
  1275. memset(&bp->eth_stats_old, 0, sizeof(bp->eth_stats_old));
  1276. memset(&bp->eth_stats, 0, sizeof(bp->eth_stats));
  1277. memset(&bp->func_stats, 0, sizeof(bp->func_stats));
  1278. /* Clean SP from previous statistics */
  1279. if (bp->func_stx) {
  1280. memset(bnx2x_sp(bp, func_stats), 0,
  1281. sizeof(struct host_func_stats));
  1282. bnx2x_func_stats_init(bp);
  1283. bnx2x_hw_stats_post(bp);
  1284. bnx2x_stats_comp(bp);
  1285. }
  1286. }
  1287. bp->stats_state = STATS_STATE_DISABLED;
  1288. if (bp->port.pmf && bp->port.port_stx)
  1289. bnx2x_port_stats_base_init(bp);
  1290. /* mark the end of statistics initializiation */
  1291. bp->stats_init = false;
  1292. }
  1293. void bnx2x_save_statistics(struct bnx2x *bp)
  1294. {
  1295. int i;
  1296. struct net_device_stats *nstats = &bp->dev->stats;
  1297. /* save queue statistics */
  1298. for_each_eth_queue(bp, i) {
  1299. struct bnx2x_fastpath *fp = &bp->fp[i];
  1300. struct bnx2x_eth_q_stats *qstats =
  1301. &bnx2x_fp_stats(bp, fp)->eth_q_stats;
  1302. struct bnx2x_eth_q_stats_old *qstats_old =
  1303. &bnx2x_fp_stats(bp, fp)->eth_q_stats_old;
  1304. UPDATE_QSTAT_OLD(total_unicast_bytes_received_hi);
  1305. UPDATE_QSTAT_OLD(total_unicast_bytes_received_lo);
  1306. UPDATE_QSTAT_OLD(total_broadcast_bytes_received_hi);
  1307. UPDATE_QSTAT_OLD(total_broadcast_bytes_received_lo);
  1308. UPDATE_QSTAT_OLD(total_multicast_bytes_received_hi);
  1309. UPDATE_QSTAT_OLD(total_multicast_bytes_received_lo);
  1310. UPDATE_QSTAT_OLD(total_unicast_bytes_transmitted_hi);
  1311. UPDATE_QSTAT_OLD(total_unicast_bytes_transmitted_lo);
  1312. UPDATE_QSTAT_OLD(total_broadcast_bytes_transmitted_hi);
  1313. UPDATE_QSTAT_OLD(total_broadcast_bytes_transmitted_lo);
  1314. UPDATE_QSTAT_OLD(total_multicast_bytes_transmitted_hi);
  1315. UPDATE_QSTAT_OLD(total_multicast_bytes_transmitted_lo);
  1316. UPDATE_QSTAT_OLD(total_tpa_bytes_hi);
  1317. UPDATE_QSTAT_OLD(total_tpa_bytes_lo);
  1318. }
  1319. /* save net_device_stats statistics */
  1320. bp->net_stats_old.rx_dropped = nstats->rx_dropped;
  1321. /* store port firmware statistics */
  1322. if (bp->port.pmf && IS_MF(bp)) {
  1323. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1324. struct bnx2x_fw_port_stats_old *fwstats = &bp->fw_stats_old;
  1325. UPDATE_FW_STAT_OLD(mac_filter_discard);
  1326. UPDATE_FW_STAT_OLD(mf_tag_discard);
  1327. UPDATE_FW_STAT_OLD(brb_truncate_discard);
  1328. UPDATE_FW_STAT_OLD(mac_discard);
  1329. }
  1330. }
  1331. void bnx2x_afex_collect_stats(struct bnx2x *bp, void *void_afex_stats,
  1332. u32 stats_type)
  1333. {
  1334. int i;
  1335. struct afex_stats *afex_stats = (struct afex_stats *)void_afex_stats;
  1336. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1337. struct per_queue_stats *fcoe_q_stats =
  1338. &bp->fw_stats_data->queue_stats[FCOE_IDX(bp)];
  1339. struct tstorm_per_queue_stats *fcoe_q_tstorm_stats =
  1340. &fcoe_q_stats->tstorm_queue_statistics;
  1341. struct ustorm_per_queue_stats *fcoe_q_ustorm_stats =
  1342. &fcoe_q_stats->ustorm_queue_statistics;
  1343. struct xstorm_per_queue_stats *fcoe_q_xstorm_stats =
  1344. &fcoe_q_stats->xstorm_queue_statistics;
  1345. struct fcoe_statistics_params *fw_fcoe_stat =
  1346. &bp->fw_stats_data->fcoe;
  1347. memset(afex_stats, 0, sizeof(struct afex_stats));
  1348. for_each_eth_queue(bp, i) {
  1349. struct bnx2x_eth_q_stats *qstats = &bp->fp_stats[i].eth_q_stats;
  1350. ADD_64(afex_stats->rx_unicast_bytes_hi,
  1351. qstats->total_unicast_bytes_received_hi,
  1352. afex_stats->rx_unicast_bytes_lo,
  1353. qstats->total_unicast_bytes_received_lo);
  1354. ADD_64(afex_stats->rx_broadcast_bytes_hi,
  1355. qstats->total_broadcast_bytes_received_hi,
  1356. afex_stats->rx_broadcast_bytes_lo,
  1357. qstats->total_broadcast_bytes_received_lo);
  1358. ADD_64(afex_stats->rx_multicast_bytes_hi,
  1359. qstats->total_multicast_bytes_received_hi,
  1360. afex_stats->rx_multicast_bytes_lo,
  1361. qstats->total_multicast_bytes_received_lo);
  1362. ADD_64(afex_stats->rx_unicast_frames_hi,
  1363. qstats->total_unicast_packets_received_hi,
  1364. afex_stats->rx_unicast_frames_lo,
  1365. qstats->total_unicast_packets_received_lo);
  1366. ADD_64(afex_stats->rx_broadcast_frames_hi,
  1367. qstats->total_broadcast_packets_received_hi,
  1368. afex_stats->rx_broadcast_frames_lo,
  1369. qstats->total_broadcast_packets_received_lo);
  1370. ADD_64(afex_stats->rx_multicast_frames_hi,
  1371. qstats->total_multicast_packets_received_hi,
  1372. afex_stats->rx_multicast_frames_lo,
  1373. qstats->total_multicast_packets_received_lo);
  1374. /* sum to rx_frames_discarded all discraded
  1375. * packets due to size, ttl0 and checksum
  1376. */
  1377. ADD_64(afex_stats->rx_frames_discarded_hi,
  1378. qstats->total_packets_received_checksum_discarded_hi,
  1379. afex_stats->rx_frames_discarded_lo,
  1380. qstats->total_packets_received_checksum_discarded_lo);
  1381. ADD_64(afex_stats->rx_frames_discarded_hi,
  1382. qstats->total_packets_received_ttl0_discarded_hi,
  1383. afex_stats->rx_frames_discarded_lo,
  1384. qstats->total_packets_received_ttl0_discarded_lo);
  1385. ADD_64(afex_stats->rx_frames_discarded_hi,
  1386. qstats->etherstatsoverrsizepkts_hi,
  1387. afex_stats->rx_frames_discarded_lo,
  1388. qstats->etherstatsoverrsizepkts_lo);
  1389. ADD_64(afex_stats->rx_frames_dropped_hi,
  1390. qstats->no_buff_discard_hi,
  1391. afex_stats->rx_frames_dropped_lo,
  1392. qstats->no_buff_discard_lo);
  1393. ADD_64(afex_stats->tx_unicast_bytes_hi,
  1394. qstats->total_unicast_bytes_transmitted_hi,
  1395. afex_stats->tx_unicast_bytes_lo,
  1396. qstats->total_unicast_bytes_transmitted_lo);
  1397. ADD_64(afex_stats->tx_broadcast_bytes_hi,
  1398. qstats->total_broadcast_bytes_transmitted_hi,
  1399. afex_stats->tx_broadcast_bytes_lo,
  1400. qstats->total_broadcast_bytes_transmitted_lo);
  1401. ADD_64(afex_stats->tx_multicast_bytes_hi,
  1402. qstats->total_multicast_bytes_transmitted_hi,
  1403. afex_stats->tx_multicast_bytes_lo,
  1404. qstats->total_multicast_bytes_transmitted_lo);
  1405. ADD_64(afex_stats->tx_unicast_frames_hi,
  1406. qstats->total_unicast_packets_transmitted_hi,
  1407. afex_stats->tx_unicast_frames_lo,
  1408. qstats->total_unicast_packets_transmitted_lo);
  1409. ADD_64(afex_stats->tx_broadcast_frames_hi,
  1410. qstats->total_broadcast_packets_transmitted_hi,
  1411. afex_stats->tx_broadcast_frames_lo,
  1412. qstats->total_broadcast_packets_transmitted_lo);
  1413. ADD_64(afex_stats->tx_multicast_frames_hi,
  1414. qstats->total_multicast_packets_transmitted_hi,
  1415. afex_stats->tx_multicast_frames_lo,
  1416. qstats->total_multicast_packets_transmitted_lo);
  1417. ADD_64(afex_stats->tx_frames_dropped_hi,
  1418. qstats->total_transmitted_dropped_packets_error_hi,
  1419. afex_stats->tx_frames_dropped_lo,
  1420. qstats->total_transmitted_dropped_packets_error_lo);
  1421. }
  1422. /* now add FCoE statistics which are collected separately
  1423. * (both offloaded and non offloaded)
  1424. */
  1425. if (!NO_FCOE(bp)) {
  1426. ADD_64_LE(afex_stats->rx_unicast_bytes_hi,
  1427. LE32_0,
  1428. afex_stats->rx_unicast_bytes_lo,
  1429. fw_fcoe_stat->rx_stat0.fcoe_rx_byte_cnt);
  1430. ADD_64_LE(afex_stats->rx_unicast_bytes_hi,
  1431. fcoe_q_tstorm_stats->rcv_ucast_bytes.hi,
  1432. afex_stats->rx_unicast_bytes_lo,
  1433. fcoe_q_tstorm_stats->rcv_ucast_bytes.lo);
  1434. ADD_64_LE(afex_stats->rx_broadcast_bytes_hi,
  1435. fcoe_q_tstorm_stats->rcv_bcast_bytes.hi,
  1436. afex_stats->rx_broadcast_bytes_lo,
  1437. fcoe_q_tstorm_stats->rcv_bcast_bytes.lo);
  1438. ADD_64_LE(afex_stats->rx_multicast_bytes_hi,
  1439. fcoe_q_tstorm_stats->rcv_mcast_bytes.hi,
  1440. afex_stats->rx_multicast_bytes_lo,
  1441. fcoe_q_tstorm_stats->rcv_mcast_bytes.lo);
  1442. ADD_64_LE(afex_stats->rx_unicast_frames_hi,
  1443. LE32_0,
  1444. afex_stats->rx_unicast_frames_lo,
  1445. fw_fcoe_stat->rx_stat0.fcoe_rx_pkt_cnt);
  1446. ADD_64_LE(afex_stats->rx_unicast_frames_hi,
  1447. LE32_0,
  1448. afex_stats->rx_unicast_frames_lo,
  1449. fcoe_q_tstorm_stats->rcv_ucast_pkts);
  1450. ADD_64_LE(afex_stats->rx_broadcast_frames_hi,
  1451. LE32_0,
  1452. afex_stats->rx_broadcast_frames_lo,
  1453. fcoe_q_tstorm_stats->rcv_bcast_pkts);
  1454. ADD_64_LE(afex_stats->rx_multicast_frames_hi,
  1455. LE32_0,
  1456. afex_stats->rx_multicast_frames_lo,
  1457. fcoe_q_tstorm_stats->rcv_ucast_pkts);
  1458. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1459. LE32_0,
  1460. afex_stats->rx_frames_discarded_lo,
  1461. fcoe_q_tstorm_stats->checksum_discard);
  1462. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1463. LE32_0,
  1464. afex_stats->rx_frames_discarded_lo,
  1465. fcoe_q_tstorm_stats->pkts_too_big_discard);
  1466. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1467. LE32_0,
  1468. afex_stats->rx_frames_discarded_lo,
  1469. fcoe_q_tstorm_stats->ttl0_discard);
  1470. ADD_64_LE16(afex_stats->rx_frames_dropped_hi,
  1471. LE16_0,
  1472. afex_stats->rx_frames_dropped_lo,
  1473. fcoe_q_tstorm_stats->no_buff_discard);
  1474. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1475. LE32_0,
  1476. afex_stats->rx_frames_dropped_lo,
  1477. fcoe_q_ustorm_stats->ucast_no_buff_pkts);
  1478. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1479. LE32_0,
  1480. afex_stats->rx_frames_dropped_lo,
  1481. fcoe_q_ustorm_stats->mcast_no_buff_pkts);
  1482. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1483. LE32_0,
  1484. afex_stats->rx_frames_dropped_lo,
  1485. fcoe_q_ustorm_stats->bcast_no_buff_pkts);
  1486. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1487. LE32_0,
  1488. afex_stats->rx_frames_dropped_lo,
  1489. fw_fcoe_stat->rx_stat1.fcoe_rx_drop_pkt_cnt);
  1490. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1491. LE32_0,
  1492. afex_stats->rx_frames_dropped_lo,
  1493. fw_fcoe_stat->rx_stat2.fcoe_rx_drop_pkt_cnt);
  1494. ADD_64_LE(afex_stats->tx_unicast_bytes_hi,
  1495. LE32_0,
  1496. afex_stats->tx_unicast_bytes_lo,
  1497. fw_fcoe_stat->tx_stat.fcoe_tx_byte_cnt);
  1498. ADD_64_LE(afex_stats->tx_unicast_bytes_hi,
  1499. fcoe_q_xstorm_stats->ucast_bytes_sent.hi,
  1500. afex_stats->tx_unicast_bytes_lo,
  1501. fcoe_q_xstorm_stats->ucast_bytes_sent.lo);
  1502. ADD_64_LE(afex_stats->tx_broadcast_bytes_hi,
  1503. fcoe_q_xstorm_stats->bcast_bytes_sent.hi,
  1504. afex_stats->tx_broadcast_bytes_lo,
  1505. fcoe_q_xstorm_stats->bcast_bytes_sent.lo);
  1506. ADD_64_LE(afex_stats->tx_multicast_bytes_hi,
  1507. fcoe_q_xstorm_stats->mcast_bytes_sent.hi,
  1508. afex_stats->tx_multicast_bytes_lo,
  1509. fcoe_q_xstorm_stats->mcast_bytes_sent.lo);
  1510. ADD_64_LE(afex_stats->tx_unicast_frames_hi,
  1511. LE32_0,
  1512. afex_stats->tx_unicast_frames_lo,
  1513. fw_fcoe_stat->tx_stat.fcoe_tx_pkt_cnt);
  1514. ADD_64_LE(afex_stats->tx_unicast_frames_hi,
  1515. LE32_0,
  1516. afex_stats->tx_unicast_frames_lo,
  1517. fcoe_q_xstorm_stats->ucast_pkts_sent);
  1518. ADD_64_LE(afex_stats->tx_broadcast_frames_hi,
  1519. LE32_0,
  1520. afex_stats->tx_broadcast_frames_lo,
  1521. fcoe_q_xstorm_stats->bcast_pkts_sent);
  1522. ADD_64_LE(afex_stats->tx_multicast_frames_hi,
  1523. LE32_0,
  1524. afex_stats->tx_multicast_frames_lo,
  1525. fcoe_q_xstorm_stats->mcast_pkts_sent);
  1526. ADD_64_LE(afex_stats->tx_frames_dropped_hi,
  1527. LE32_0,
  1528. afex_stats->tx_frames_dropped_lo,
  1529. fcoe_q_xstorm_stats->error_drop_pkts);
  1530. }
  1531. /* if port stats are requested, add them to the PMF
  1532. * stats, as anyway they will be accumulated by the
  1533. * MCP before sent to the switch
  1534. */
  1535. if ((bp->port.pmf) && (stats_type == VICSTATST_UIF_INDEX)) {
  1536. ADD_64(afex_stats->rx_frames_dropped_hi,
  1537. 0,
  1538. afex_stats->rx_frames_dropped_lo,
  1539. estats->mac_filter_discard);
  1540. ADD_64(afex_stats->rx_frames_dropped_hi,
  1541. 0,
  1542. afex_stats->rx_frames_dropped_lo,
  1543. estats->brb_truncate_discard);
  1544. ADD_64(afex_stats->rx_frames_discarded_hi,
  1545. 0,
  1546. afex_stats->rx_frames_discarded_lo,
  1547. estats->mac_discard);
  1548. }
  1549. }