ad5446.c 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393
  1. /*
  2. * AD5446 SPI DAC driver
  3. *
  4. * Copyright 2010 Analog Devices Inc.
  5. *
  6. * Licensed under the GPL-2 or later.
  7. */
  8. #include <linux/interrupt.h>
  9. #include <linux/workqueue.h>
  10. #include <linux/device.h>
  11. #include <linux/kernel.h>
  12. #include <linux/slab.h>
  13. #include <linux/sysfs.h>
  14. #include <linux/list.h>
  15. #include <linux/spi/spi.h>
  16. #include <linux/regulator/consumer.h>
  17. #include <linux/err.h>
  18. #include <linux/module.h>
  19. #include <linux/iio/iio.h>
  20. #include <linux/iio/sysfs.h>
  21. #include "ad5446.h"
  22. static int ad5446_write(struct ad5446_state *st, unsigned val)
  23. {
  24. __be16 data = cpu_to_be16(val);
  25. return spi_write(st->spi, &data, sizeof(data));
  26. }
  27. static int ad5660_write(struct ad5446_state *st, unsigned val)
  28. {
  29. uint8_t data[3];
  30. data[0] = (val >> 16) & 0xFF;
  31. data[1] = (val >> 8) & 0xFF;
  32. data[2] = val & 0xFF;
  33. return spi_write(st->spi, data, sizeof(data));
  34. }
  35. static const char * const ad5446_powerdown_modes[] = {
  36. "1kohm_to_gnd", "100kohm_to_gnd", "three_state"
  37. };
  38. static int ad5446_set_powerdown_mode(struct iio_dev *indio_dev,
  39. const struct iio_chan_spec *chan, unsigned int mode)
  40. {
  41. struct ad5446_state *st = iio_priv(indio_dev);
  42. st->pwr_down_mode = mode + 1;
  43. return 0;
  44. }
  45. static int ad5446_get_powerdown_mode(struct iio_dev *indio_dev,
  46. const struct iio_chan_spec *chan)
  47. {
  48. struct ad5446_state *st = iio_priv(indio_dev);
  49. return st->pwr_down_mode - 1;
  50. }
  51. static const struct iio_enum ad5446_powerdown_mode_enum = {
  52. .items = ad5446_powerdown_modes,
  53. .num_items = ARRAY_SIZE(ad5446_powerdown_modes),
  54. .get = ad5446_get_powerdown_mode,
  55. .set = ad5446_set_powerdown_mode,
  56. };
  57. static ssize_t ad5446_read_dac_powerdown(struct iio_dev *indio_dev,
  58. uintptr_t private,
  59. const struct iio_chan_spec *chan,
  60. char *buf)
  61. {
  62. struct ad5446_state *st = iio_priv(indio_dev);
  63. return sprintf(buf, "%d\n", st->pwr_down);
  64. }
  65. static ssize_t ad5446_write_dac_powerdown(struct iio_dev *indio_dev,
  66. uintptr_t private,
  67. const struct iio_chan_spec *chan,
  68. const char *buf, size_t len)
  69. {
  70. struct ad5446_state *st = iio_priv(indio_dev);
  71. unsigned int shift;
  72. unsigned int val;
  73. bool powerdown;
  74. int ret;
  75. ret = strtobool(buf, &powerdown);
  76. if (ret)
  77. return ret;
  78. mutex_lock(&indio_dev->mlock);
  79. st->pwr_down = powerdown;
  80. if (st->pwr_down) {
  81. shift = chan->scan_type.realbits + chan->scan_type.shift;
  82. val = st->pwr_down_mode << shift;
  83. } else {
  84. val = st->cached_val;
  85. }
  86. ret = st->chip_info->write(st, val);
  87. mutex_unlock(&indio_dev->mlock);
  88. return ret ? ret : len;
  89. }
  90. static const struct iio_chan_spec_ext_info ad5064_ext_info_powerdown[] = {
  91. {
  92. .name = "powerdown",
  93. .read = ad5446_read_dac_powerdown,
  94. .write = ad5446_write_dac_powerdown,
  95. },
  96. IIO_ENUM("powerdown_mode", false, &ad5446_powerdown_mode_enum),
  97. IIO_ENUM_AVAILABLE("powerdown_mode", &ad5446_powerdown_mode_enum),
  98. { },
  99. };
  100. #define _AD5446_CHANNEL(bits, storage, shift, ext) { \
  101. .type = IIO_VOLTAGE, \
  102. .indexed = 1, \
  103. .output = 1, \
  104. .channel = 0, \
  105. .info_mask = IIO_CHAN_INFO_RAW_SEPARATE_BIT | \
  106. IIO_CHAN_INFO_SCALE_SHARED_BIT, \
  107. .scan_type = IIO_ST('u', (bits), (storage), (shift)), \
  108. .ext_info = (ext), \
  109. }
  110. #define AD5446_CHANNEL(bits, storage, shift) \
  111. _AD5446_CHANNEL(bits, storage, shift, NULL)
  112. #define AD5446_CHANNEL_POWERDOWN(bits, storage, shift) \
  113. _AD5446_CHANNEL(bits, storage, shift, ad5064_ext_info_powerdown)
  114. static const struct ad5446_chip_info ad5446_chip_info_tbl[] = {
  115. [ID_AD5444] = {
  116. .channel = AD5446_CHANNEL(12, 16, 2),
  117. .write = ad5446_write,
  118. },
  119. [ID_AD5446] = {
  120. .channel = AD5446_CHANNEL(14, 16, 0),
  121. .write = ad5446_write,
  122. },
  123. [ID_AD5450] = {
  124. .channel = AD5446_CHANNEL(8, 16, 6),
  125. .write = ad5446_write,
  126. },
  127. [ID_AD5451] = {
  128. .channel = AD5446_CHANNEL(10, 16, 4),
  129. .write = ad5446_write,
  130. },
  131. [ID_AD5541A] = {
  132. .channel = AD5446_CHANNEL(16, 16, 0),
  133. .write = ad5446_write,
  134. },
  135. [ID_AD5512A] = {
  136. .channel = AD5446_CHANNEL(12, 16, 4),
  137. .write = ad5446_write,
  138. },
  139. [ID_AD5553] = {
  140. .channel = AD5446_CHANNEL(14, 16, 0),
  141. .write = ad5446_write,
  142. },
  143. [ID_AD5601] = {
  144. .channel = AD5446_CHANNEL_POWERDOWN(8, 16, 6),
  145. .write = ad5446_write,
  146. },
  147. [ID_AD5611] = {
  148. .channel = AD5446_CHANNEL_POWERDOWN(10, 16, 4),
  149. .write = ad5446_write,
  150. },
  151. [ID_AD5621] = {
  152. .channel = AD5446_CHANNEL_POWERDOWN(12, 16, 2),
  153. .write = ad5446_write,
  154. },
  155. [ID_AD5620_2500] = {
  156. .channel = AD5446_CHANNEL_POWERDOWN(12, 16, 2),
  157. .int_vref_mv = 2500,
  158. .write = ad5446_write,
  159. },
  160. [ID_AD5620_1250] = {
  161. .channel = AD5446_CHANNEL_POWERDOWN(12, 16, 2),
  162. .int_vref_mv = 1250,
  163. .write = ad5446_write,
  164. },
  165. [ID_AD5640_2500] = {
  166. .channel = AD5446_CHANNEL_POWERDOWN(14, 16, 0),
  167. .int_vref_mv = 2500,
  168. .write = ad5446_write,
  169. },
  170. [ID_AD5640_1250] = {
  171. .channel = AD5446_CHANNEL_POWERDOWN(14, 16, 0),
  172. .int_vref_mv = 1250,
  173. .write = ad5446_write,
  174. },
  175. [ID_AD5660_2500] = {
  176. .channel = AD5446_CHANNEL_POWERDOWN(16, 16, 0),
  177. .int_vref_mv = 2500,
  178. .write = ad5660_write,
  179. },
  180. [ID_AD5660_1250] = {
  181. .channel = AD5446_CHANNEL_POWERDOWN(16, 16, 0),
  182. .int_vref_mv = 1250,
  183. .write = ad5660_write,
  184. },
  185. [ID_AD5662] = {
  186. .channel = AD5446_CHANNEL_POWERDOWN(16, 16, 0),
  187. .write = ad5660_write,
  188. },
  189. };
  190. static int ad5446_read_raw(struct iio_dev *indio_dev,
  191. struct iio_chan_spec const *chan,
  192. int *val,
  193. int *val2,
  194. long m)
  195. {
  196. struct ad5446_state *st = iio_priv(indio_dev);
  197. unsigned long scale_uv;
  198. switch (m) {
  199. case IIO_CHAN_INFO_RAW:
  200. *val = st->cached_val;
  201. return IIO_VAL_INT;
  202. case IIO_CHAN_INFO_SCALE:
  203. scale_uv = (st->vref_mv * 1000) >> chan->scan_type.realbits;
  204. *val = scale_uv / 1000;
  205. *val2 = (scale_uv % 1000) * 1000;
  206. return IIO_VAL_INT_PLUS_MICRO;
  207. }
  208. return -EINVAL;
  209. }
  210. static int ad5446_write_raw(struct iio_dev *indio_dev,
  211. struct iio_chan_spec const *chan,
  212. int val,
  213. int val2,
  214. long mask)
  215. {
  216. struct ad5446_state *st = iio_priv(indio_dev);
  217. int ret = 0;
  218. switch (mask) {
  219. case IIO_CHAN_INFO_RAW:
  220. if (val >= (1 << chan->scan_type.realbits) || val < 0)
  221. return -EINVAL;
  222. val <<= chan->scan_type.shift;
  223. mutex_lock(&indio_dev->mlock);
  224. st->cached_val = val;
  225. if (!st->pwr_down)
  226. ret = st->chip_info->write(st, val);
  227. mutex_unlock(&indio_dev->mlock);
  228. break;
  229. default:
  230. ret = -EINVAL;
  231. }
  232. return ret;
  233. }
  234. static const struct iio_info ad5446_info = {
  235. .read_raw = ad5446_read_raw,
  236. .write_raw = ad5446_write_raw,
  237. .driver_module = THIS_MODULE,
  238. };
  239. static int __devinit ad5446_probe(struct spi_device *spi)
  240. {
  241. struct ad5446_state *st;
  242. struct iio_dev *indio_dev;
  243. struct regulator *reg;
  244. int ret, voltage_uv = 0;
  245. reg = regulator_get(&spi->dev, "vcc");
  246. if (!IS_ERR(reg)) {
  247. ret = regulator_enable(reg);
  248. if (ret)
  249. goto error_put_reg;
  250. voltage_uv = regulator_get_voltage(reg);
  251. }
  252. indio_dev = iio_device_alloc(sizeof(*st));
  253. if (indio_dev == NULL) {
  254. ret = -ENOMEM;
  255. goto error_disable_reg;
  256. }
  257. st = iio_priv(indio_dev);
  258. st->chip_info =
  259. &ad5446_chip_info_tbl[spi_get_device_id(spi)->driver_data];
  260. spi_set_drvdata(spi, indio_dev);
  261. st->reg = reg;
  262. st->spi = spi;
  263. /* Establish that the iio_dev is a child of the spi device */
  264. indio_dev->dev.parent = &spi->dev;
  265. indio_dev->name = spi_get_device_id(spi)->name;
  266. indio_dev->info = &ad5446_info;
  267. indio_dev->modes = INDIO_DIRECT_MODE;
  268. indio_dev->channels = &st->chip_info->channel;
  269. indio_dev->num_channels = 1;
  270. st->pwr_down_mode = MODE_PWRDWN_1k;
  271. if (st->chip_info->int_vref_mv)
  272. st->vref_mv = st->chip_info->int_vref_mv;
  273. else if (voltage_uv)
  274. st->vref_mv = voltage_uv / 1000;
  275. else
  276. dev_warn(&spi->dev, "reference voltage unspecified\n");
  277. ret = iio_device_register(indio_dev);
  278. if (ret)
  279. goto error_free_device;
  280. return 0;
  281. error_free_device:
  282. iio_device_free(indio_dev);
  283. error_disable_reg:
  284. if (!IS_ERR(reg))
  285. regulator_disable(reg);
  286. error_put_reg:
  287. if (!IS_ERR(reg))
  288. regulator_put(reg);
  289. return ret;
  290. }
  291. static int ad5446_remove(struct spi_device *spi)
  292. {
  293. struct iio_dev *indio_dev = spi_get_drvdata(spi);
  294. struct ad5446_state *st = iio_priv(indio_dev);
  295. iio_device_unregister(indio_dev);
  296. if (!IS_ERR(st->reg)) {
  297. regulator_disable(st->reg);
  298. regulator_put(st->reg);
  299. }
  300. iio_device_free(indio_dev);
  301. return 0;
  302. }
  303. static const struct spi_device_id ad5446_id[] = {
  304. {"ad5444", ID_AD5444},
  305. {"ad5446", ID_AD5446},
  306. {"ad5450", ID_AD5450},
  307. {"ad5451", ID_AD5451},
  308. {"ad5452", ID_AD5444}, /* ad5452 is compatible to the ad5444 */
  309. {"ad5453", ID_AD5446}, /* ad5453 is compatible to the ad5446 */
  310. {"ad5512a", ID_AD5512A},
  311. {"ad5541a", ID_AD5541A},
  312. {"ad5542a", ID_AD5541A}, /* ad5541a and ad5542a are compatible */
  313. {"ad5543", ID_AD5541A}, /* ad5541a and ad5543 are compatible */
  314. {"ad5553", ID_AD5553},
  315. {"ad5601", ID_AD5601},
  316. {"ad5611", ID_AD5611},
  317. {"ad5621", ID_AD5621},
  318. {"ad5620-2500", ID_AD5620_2500}, /* AD5620/40/60: */
  319. {"ad5620-1250", ID_AD5620_1250}, /* part numbers may look differently */
  320. {"ad5640-2500", ID_AD5640_2500},
  321. {"ad5640-1250", ID_AD5640_1250},
  322. {"ad5660-2500", ID_AD5660_2500},
  323. {"ad5660-1250", ID_AD5660_1250},
  324. {"ad5662", ID_AD5662},
  325. {}
  326. };
  327. MODULE_DEVICE_TABLE(spi, ad5446_id);
  328. static struct spi_driver ad5446_driver = {
  329. .driver = {
  330. .name = "ad5446",
  331. .owner = THIS_MODULE,
  332. },
  333. .probe = ad5446_probe,
  334. .remove = __devexit_p(ad5446_remove),
  335. .id_table = ad5446_id,
  336. };
  337. module_spi_driver(ad5446_driver);
  338. MODULE_AUTHOR("Michael Hennerich <hennerich@blackfin.uclinux.org>");
  339. MODULE_DESCRIPTION("Analog Devices AD5444/AD5446 DAC");
  340. MODULE_LICENSE("GPL v2");