i915_gem_evict.c 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204
  1. /*
  2. * Copyright © 2008-2010 Intel Corporation
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  21. * IN THE SOFTWARE.
  22. *
  23. * Authors:
  24. * Eric Anholt <eric@anholt.net>
  25. * Chris Wilson <chris@chris-wilson.co.uuk>
  26. *
  27. */
  28. #include "drmP.h"
  29. #include "drm.h"
  30. #include "i915_drv.h"
  31. #include "i915_drm.h"
  32. #include "i915_trace.h"
  33. static bool
  34. mark_free(struct drm_i915_gem_object *obj, struct list_head *unwind)
  35. {
  36. if (obj->pin_count)
  37. return false;
  38. list_add(&obj->exec_list, unwind);
  39. return drm_mm_scan_add_block(obj->gtt_space);
  40. }
  41. int
  42. i915_gem_evict_something(struct drm_device *dev, int min_size,
  43. unsigned alignment, bool mappable)
  44. {
  45. drm_i915_private_t *dev_priv = dev->dev_private;
  46. struct list_head eviction_list, unwind_list;
  47. struct drm_i915_gem_object *obj;
  48. int ret = 0;
  49. trace_i915_gem_evict(dev, min_size, alignment, mappable);
  50. /*
  51. * The goal is to evict objects and amalgamate space in LRU order.
  52. * The oldest idle objects reside on the inactive list, which is in
  53. * retirement order. The next objects to retire are those on the (per
  54. * ring) active list that do not have an outstanding flush. Once the
  55. * hardware reports completion (the seqno is updated after the
  56. * batchbuffer has been finished) the clean buffer objects would
  57. * be retired to the inactive list. Any dirty objects would be added
  58. * to the tail of the flushing list. So after processing the clean
  59. * active objects we need to emit a MI_FLUSH to retire the flushing
  60. * list, hence the retirement order of the flushing list is in
  61. * advance of the dirty objects on the active lists.
  62. *
  63. * The retirement sequence is thus:
  64. * 1. Inactive objects (already retired)
  65. * 2. Clean active objects
  66. * 3. Flushing list
  67. * 4. Dirty active objects.
  68. *
  69. * On each list, the oldest objects lie at the HEAD with the freshest
  70. * object on the TAIL.
  71. */
  72. INIT_LIST_HEAD(&unwind_list);
  73. if (mappable)
  74. drm_mm_init_scan_with_range(&dev_priv->mm.gtt_space,
  75. min_size, alignment, 0,
  76. 0, dev_priv->mm.gtt_mappable_end);
  77. else
  78. drm_mm_init_scan(&dev_priv->mm.gtt_space,
  79. min_size, alignment, 0);
  80. /* First see if there is a large enough contiguous idle region... */
  81. list_for_each_entry(obj, &dev_priv->mm.inactive_list, mm_list) {
  82. if (mark_free(obj, &unwind_list))
  83. goto found;
  84. }
  85. /* Now merge in the soon-to-be-expired objects... */
  86. list_for_each_entry(obj, &dev_priv->mm.active_list, mm_list) {
  87. /* Does the object require an outstanding flush? */
  88. if (obj->base.write_domain)
  89. continue;
  90. if (mark_free(obj, &unwind_list))
  91. goto found;
  92. }
  93. /* Finally add anything with a pending flush (in order of retirement) */
  94. list_for_each_entry(obj, &dev_priv->mm.flushing_list, mm_list) {
  95. if (mark_free(obj, &unwind_list))
  96. goto found;
  97. }
  98. list_for_each_entry(obj, &dev_priv->mm.active_list, mm_list) {
  99. if (!obj->base.write_domain)
  100. continue;
  101. if (mark_free(obj, &unwind_list))
  102. goto found;
  103. }
  104. /* Nothing found, clean up and bail out! */
  105. while (!list_empty(&unwind_list)) {
  106. obj = list_first_entry(&unwind_list,
  107. struct drm_i915_gem_object,
  108. exec_list);
  109. ret = drm_mm_scan_remove_block(obj->gtt_space);
  110. BUG_ON(ret);
  111. list_del_init(&obj->exec_list);
  112. }
  113. /* We expect the caller to unpin, evict all and try again, or give up.
  114. * So calling i915_gem_evict_everything() is unnecessary.
  115. */
  116. return -ENOSPC;
  117. found:
  118. /* drm_mm doesn't allow any other other operations while
  119. * scanning, therefore store to be evicted objects on a
  120. * temporary list. */
  121. INIT_LIST_HEAD(&eviction_list);
  122. while (!list_empty(&unwind_list)) {
  123. obj = list_first_entry(&unwind_list,
  124. struct drm_i915_gem_object,
  125. exec_list);
  126. if (drm_mm_scan_remove_block(obj->gtt_space)) {
  127. list_move(&obj->exec_list, &eviction_list);
  128. drm_gem_object_reference(&obj->base);
  129. continue;
  130. }
  131. list_del_init(&obj->exec_list);
  132. }
  133. /* Unbinding will emit any required flushes */
  134. while (!list_empty(&eviction_list)) {
  135. obj = list_first_entry(&eviction_list,
  136. struct drm_i915_gem_object,
  137. exec_list);
  138. if (ret == 0)
  139. ret = i915_gem_object_unbind(obj);
  140. list_del_init(&obj->exec_list);
  141. drm_gem_object_unreference(&obj->base);
  142. }
  143. return ret;
  144. }
  145. int
  146. i915_gem_evict_everything(struct drm_device *dev, bool purgeable_only)
  147. {
  148. drm_i915_private_t *dev_priv = dev->dev_private;
  149. struct drm_i915_gem_object *obj, *next;
  150. bool lists_empty;
  151. int ret;
  152. lists_empty = (list_empty(&dev_priv->mm.inactive_list) &&
  153. list_empty(&dev_priv->mm.flushing_list) &&
  154. list_empty(&dev_priv->mm.active_list));
  155. if (lists_empty)
  156. return -ENOSPC;
  157. trace_i915_gem_evict_everything(dev, purgeable_only);
  158. /* The gpu_idle will flush everything in the write domain to the
  159. * active list. Then we must move everything off the active list
  160. * with retire requests.
  161. */
  162. ret = i915_gpu_idle(dev);
  163. if (ret)
  164. return ret;
  165. i915_gem_retire_requests(dev);
  166. BUG_ON(!list_empty(&dev_priv->mm.flushing_list));
  167. /* Having flushed everything, unbind() should never raise an error */
  168. list_for_each_entry_safe(obj, next,
  169. &dev_priv->mm.inactive_list, mm_list) {
  170. if (!purgeable_only || obj->madv != I915_MADV_WILLNEED) {
  171. if (obj->pin_count == 0)
  172. WARN_ON(i915_gem_object_unbind(obj));
  173. }
  174. }
  175. return 0;
  176. }