amd64_edac_inj.c 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235
  1. #include "amd64_edac.h"
  2. static ssize_t amd64_inject_section_show(struct device *dev,
  3. struct device_attribute *mattr,
  4. char *buf)
  5. {
  6. struct mem_ctl_info *mci = to_mci(dev);
  7. struct amd64_pvt *pvt = mci->pvt_info;
  8. return sprintf(buf, "0x%x\n", pvt->injection.section);
  9. }
  10. /*
  11. * store error injection section value which refers to one of 4 16-byte sections
  12. * within a 64-byte cacheline
  13. *
  14. * range: 0..3
  15. */
  16. static ssize_t amd64_inject_section_store(struct device *dev,
  17. struct device_attribute *mattr,
  18. const char *data, size_t count)
  19. {
  20. struct mem_ctl_info *mci = to_mci(dev);
  21. struct amd64_pvt *pvt = mci->pvt_info;
  22. unsigned long value;
  23. int ret = 0;
  24. ret = strict_strtoul(data, 10, &value);
  25. if (ret != -EINVAL) {
  26. if (value > 3) {
  27. amd64_warn("%s: invalid section 0x%lx\n", __func__, value);
  28. return -EINVAL;
  29. }
  30. pvt->injection.section = (u32) value;
  31. return count;
  32. }
  33. return ret;
  34. }
  35. static ssize_t amd64_inject_word_show(struct device *dev,
  36. struct device_attribute *mattr,
  37. char *buf)
  38. {
  39. struct mem_ctl_info *mci = to_mci(dev);
  40. struct amd64_pvt *pvt = mci->pvt_info;
  41. return sprintf(buf, "0x%x\n", pvt->injection.word);
  42. }
  43. /*
  44. * store error injection word value which refers to one of 9 16-bit word of the
  45. * 16-byte (128-bit + ECC bits) section
  46. *
  47. * range: 0..8
  48. */
  49. static ssize_t amd64_inject_word_store(struct device *dev,
  50. struct device_attribute *mattr,
  51. const char *data, size_t count)
  52. {
  53. struct mem_ctl_info *mci = to_mci(dev);
  54. struct amd64_pvt *pvt = mci->pvt_info;
  55. unsigned long value;
  56. int ret = 0;
  57. ret = strict_strtoul(data, 10, &value);
  58. if (ret != -EINVAL) {
  59. if (value > 8) {
  60. amd64_warn("%s: invalid word 0x%lx\n", __func__, value);
  61. return -EINVAL;
  62. }
  63. pvt->injection.word = (u32) value;
  64. return count;
  65. }
  66. return ret;
  67. }
  68. static ssize_t amd64_inject_ecc_vector_show(struct device *dev,
  69. struct device_attribute *mattr,
  70. char *buf)
  71. {
  72. struct mem_ctl_info *mci = to_mci(dev);
  73. struct amd64_pvt *pvt = mci->pvt_info;
  74. return sprintf(buf, "0x%x\n", pvt->injection.bit_map);
  75. }
  76. /*
  77. * store 16 bit error injection vector which enables injecting errors to the
  78. * corresponding bit within the error injection word above. When used during a
  79. * DRAM ECC read, it holds the contents of the of the DRAM ECC bits.
  80. */
  81. static ssize_t amd64_inject_ecc_vector_store(struct device *dev,
  82. struct device_attribute *mattr,
  83. const char *data, size_t count)
  84. {
  85. struct mem_ctl_info *mci = to_mci(dev);
  86. struct amd64_pvt *pvt = mci->pvt_info;
  87. unsigned long value;
  88. int ret = 0;
  89. ret = strict_strtoul(data, 16, &value);
  90. if (ret != -EINVAL) {
  91. if (value & 0xFFFF0000) {
  92. amd64_warn("%s: invalid EccVector: 0x%lx\n",
  93. __func__, value);
  94. return -EINVAL;
  95. }
  96. pvt->injection.bit_map = (u32) value;
  97. return count;
  98. }
  99. return ret;
  100. }
  101. /*
  102. * Do a DRAM ECC read. Assemble staged values in the pvt area, format into
  103. * fields needed by the injection registers and read the NB Array Data Port.
  104. */
  105. static ssize_t amd64_inject_read_store(struct device *dev,
  106. struct device_attribute *mattr,
  107. const char *data, size_t count)
  108. {
  109. struct mem_ctl_info *mci = to_mci(dev);
  110. struct amd64_pvt *pvt = mci->pvt_info;
  111. unsigned long value;
  112. u32 section, word_bits;
  113. int ret = 0;
  114. ret = strict_strtoul(data, 10, &value);
  115. if (ret != -EINVAL) {
  116. /* Form value to choose 16-byte section of cacheline */
  117. section = F10_NB_ARRAY_DRAM_ECC |
  118. SET_NB_ARRAY_ADDRESS(pvt->injection.section);
  119. amd64_write_pci_cfg(pvt->F3, F10_NB_ARRAY_ADDR, section);
  120. word_bits = SET_NB_DRAM_INJECTION_READ(pvt->injection.word,
  121. pvt->injection.bit_map);
  122. /* Issue 'word' and 'bit' along with the READ request */
  123. amd64_write_pci_cfg(pvt->F3, F10_NB_ARRAY_DATA, word_bits);
  124. edac_dbg(0, "section=0x%x word_bits=0x%x\n",
  125. section, word_bits);
  126. return count;
  127. }
  128. return ret;
  129. }
  130. /*
  131. * Do a DRAM ECC write. Assemble staged values in the pvt area and format into
  132. * fields needed by the injection registers.
  133. */
  134. static ssize_t amd64_inject_write_store(struct device *dev,
  135. struct device_attribute *mattr,
  136. const char *data, size_t count)
  137. {
  138. struct mem_ctl_info *mci = to_mci(dev);
  139. struct amd64_pvt *pvt = mci->pvt_info;
  140. unsigned long value;
  141. u32 section, word_bits;
  142. int ret = 0;
  143. ret = strict_strtoul(data, 10, &value);
  144. if (ret != -EINVAL) {
  145. /* Form value to choose 16-byte section of cacheline */
  146. section = F10_NB_ARRAY_DRAM_ECC |
  147. SET_NB_ARRAY_ADDRESS(pvt->injection.section);
  148. amd64_write_pci_cfg(pvt->F3, F10_NB_ARRAY_ADDR, section);
  149. word_bits = SET_NB_DRAM_INJECTION_WRITE(pvt->injection.word,
  150. pvt->injection.bit_map);
  151. /* Issue 'word' and 'bit' along with the READ request */
  152. amd64_write_pci_cfg(pvt->F3, F10_NB_ARRAY_DATA, word_bits);
  153. edac_dbg(0, "section=0x%x word_bits=0x%x\n",
  154. section, word_bits);
  155. return count;
  156. }
  157. return ret;
  158. }
  159. /*
  160. * update NUM_INJ_ATTRS in case you add new members
  161. */
  162. static DEVICE_ATTR(inject_section, S_IRUGO | S_IWUSR,
  163. amd64_inject_section_show, amd64_inject_section_store);
  164. static DEVICE_ATTR(inject_word, S_IRUGO | S_IWUSR,
  165. amd64_inject_word_show, amd64_inject_word_store);
  166. static DEVICE_ATTR(inject_ecc_vector, S_IRUGO | S_IWUSR,
  167. amd64_inject_ecc_vector_show, amd64_inject_ecc_vector_store);
  168. static DEVICE_ATTR(inject_write, S_IRUGO | S_IWUSR,
  169. NULL, amd64_inject_write_store);
  170. static DEVICE_ATTR(inject_read, S_IRUGO | S_IWUSR,
  171. NULL, amd64_inject_read_store);
  172. int amd64_create_sysfs_inject_files(struct mem_ctl_info *mci)
  173. {
  174. int rc;
  175. rc = device_create_file(&mci->dev, &dev_attr_inject_section);
  176. if (rc < 0)
  177. return rc;
  178. rc = device_create_file(&mci->dev, &dev_attr_inject_word);
  179. if (rc < 0)
  180. return rc;
  181. rc = device_create_file(&mci->dev, &dev_attr_inject_ecc_vector);
  182. if (rc < 0)
  183. return rc;
  184. rc = device_create_file(&mci->dev, &dev_attr_inject_write);
  185. if (rc < 0)
  186. return rc;
  187. rc = device_create_file(&mci->dev, &dev_attr_inject_read);
  188. if (rc < 0)
  189. return rc;
  190. return 0;
  191. }
  192. void amd64_remove_sysfs_inject_files(struct mem_ctl_info *mci)
  193. {
  194. device_remove_file(&mci->dev, &dev_attr_inject_section);
  195. device_remove_file(&mci->dev, &dev_attr_inject_word);
  196. device_remove_file(&mci->dev, &dev_attr_inject_ecc_vector);
  197. device_remove_file(&mci->dev, &dev_attr_inject_write);
  198. device_remove_file(&mci->dev, &dev_attr_inject_read);
  199. }