solos-pci.c 34 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359
  1. /*
  2. * Driver for the Solos PCI ADSL2+ card, designed to support Linux by
  3. * Traverse Technologies -- http://www.traverse.com.au/
  4. * Xrio Limited -- http://www.xrio.com/
  5. *
  6. *
  7. * Copyright © 2008 Traverse Technologies
  8. * Copyright © 2008 Intel Corporation
  9. *
  10. * Authors: Nathan Williams <nathan@traverse.com.au>
  11. * David Woodhouse <dwmw2@infradead.org>
  12. * Treker Chen <treker@xrio.com>
  13. *
  14. * This program is free software; you can redistribute it and/or
  15. * modify it under the terms of the GNU General Public License
  16. * version 2, as published by the Free Software Foundation.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. */
  23. #define DEBUG
  24. #define VERBOSE_DEBUG
  25. #include <linux/interrupt.h>
  26. #include <linux/module.h>
  27. #include <linux/kernel.h>
  28. #include <linux/errno.h>
  29. #include <linux/ioport.h>
  30. #include <linux/types.h>
  31. #include <linux/pci.h>
  32. #include <linux/atm.h>
  33. #include <linux/atmdev.h>
  34. #include <linux/skbuff.h>
  35. #include <linux/sysfs.h>
  36. #include <linux/device.h>
  37. #include <linux/kobject.h>
  38. #include <linux/firmware.h>
  39. #include <linux/ctype.h>
  40. #include <linux/swab.h>
  41. #include <linux/slab.h>
  42. #define VERSION "0.07"
  43. #define PTAG "solos-pci"
  44. #define CONFIG_RAM_SIZE 128
  45. #define FLAGS_ADDR 0x7C
  46. #define IRQ_EN_ADDR 0x78
  47. #define FPGA_VER 0x74
  48. #define IRQ_CLEAR 0x70
  49. #define WRITE_FLASH 0x6C
  50. #define PORTS 0x68
  51. #define FLASH_BLOCK 0x64
  52. #define FLASH_BUSY 0x60
  53. #define FPGA_MODE 0x5C
  54. #define FLASH_MODE 0x58
  55. #define TX_DMA_ADDR(port) (0x40 + (4 * (port)))
  56. #define RX_DMA_ADDR(port) (0x30 + (4 * (port)))
  57. #define DATA_RAM_SIZE 32768
  58. #define BUF_SIZE 2048
  59. #define OLD_BUF_SIZE 4096 /* For FPGA versions <= 2*/
  60. #define FPGA_PAGE 528 /* FPGA flash page size*/
  61. #define SOLOS_PAGE 512 /* Solos flash page size*/
  62. #define FPGA_BLOCK (FPGA_PAGE * 8) /* FPGA flash block size*/
  63. #define SOLOS_BLOCK (SOLOS_PAGE * 8) /* Solos flash block size*/
  64. #define RX_BUF(card, nr) ((card->buffers) + (nr)*(card->buffer_size)*2)
  65. #define TX_BUF(card, nr) ((card->buffers) + (nr)*(card->buffer_size)*2 + (card->buffer_size))
  66. #define FLASH_BUF ((card->buffers) + 4*(card->buffer_size)*2)
  67. #define RX_DMA_SIZE 2048
  68. #define FPGA_VERSION(a,b) (((a) << 8) + (b))
  69. #define LEGACY_BUFFERS 2
  70. #define DMA_SUPPORTED 4
  71. static int reset = 0;
  72. static int atmdebug = 0;
  73. static int firmware_upgrade = 0;
  74. static int fpga_upgrade = 0;
  75. static int db_firmware_upgrade = 0;
  76. static int db_fpga_upgrade = 0;
  77. struct pkt_hdr {
  78. __le16 size;
  79. __le16 vpi;
  80. __le16 vci;
  81. __le16 type;
  82. };
  83. struct solos_skb_cb {
  84. struct atm_vcc *vcc;
  85. uint32_t dma_addr;
  86. };
  87. #define SKB_CB(skb) ((struct solos_skb_cb *)skb->cb)
  88. #define PKT_DATA 0
  89. #define PKT_COMMAND 1
  90. #define PKT_POPEN 3
  91. #define PKT_PCLOSE 4
  92. #define PKT_STATUS 5
  93. struct solos_card {
  94. void __iomem *config_regs;
  95. void __iomem *buffers;
  96. int nr_ports;
  97. int tx_mask;
  98. struct pci_dev *dev;
  99. struct atm_dev *atmdev[4];
  100. struct tasklet_struct tlet;
  101. spinlock_t tx_lock;
  102. spinlock_t tx_queue_lock;
  103. spinlock_t cli_queue_lock;
  104. spinlock_t param_queue_lock;
  105. struct list_head param_queue;
  106. struct sk_buff_head tx_queue[4];
  107. struct sk_buff_head cli_queue[4];
  108. struct sk_buff *tx_skb[4];
  109. struct sk_buff *rx_skb[4];
  110. wait_queue_head_t param_wq;
  111. wait_queue_head_t fw_wq;
  112. int using_dma;
  113. int fpga_version;
  114. int buffer_size;
  115. };
  116. struct solos_param {
  117. struct list_head list;
  118. pid_t pid;
  119. int port;
  120. struct sk_buff *response;
  121. };
  122. #define SOLOS_CHAN(atmdev) ((int)(unsigned long)(atmdev)->phy_data)
  123. MODULE_AUTHOR("Traverse Technologies <support@traverse.com.au>");
  124. MODULE_DESCRIPTION("Solos PCI driver");
  125. MODULE_VERSION(VERSION);
  126. MODULE_LICENSE("GPL");
  127. MODULE_FIRMWARE("solos-FPGA.bin");
  128. MODULE_FIRMWARE("solos-Firmware.bin");
  129. MODULE_FIRMWARE("solos-db-FPGA.bin");
  130. MODULE_PARM_DESC(reset, "Reset Solos chips on startup");
  131. MODULE_PARM_DESC(atmdebug, "Print ATM data");
  132. MODULE_PARM_DESC(firmware_upgrade, "Initiate Solos firmware upgrade");
  133. MODULE_PARM_DESC(fpga_upgrade, "Initiate FPGA upgrade");
  134. MODULE_PARM_DESC(db_firmware_upgrade, "Initiate daughter board Solos firmware upgrade");
  135. MODULE_PARM_DESC(db_fpga_upgrade, "Initiate daughter board FPGA upgrade");
  136. module_param(reset, int, 0444);
  137. module_param(atmdebug, int, 0644);
  138. module_param(firmware_upgrade, int, 0444);
  139. module_param(fpga_upgrade, int, 0444);
  140. module_param(db_firmware_upgrade, int, 0444);
  141. module_param(db_fpga_upgrade, int, 0444);
  142. static void fpga_queue(struct solos_card *card, int port, struct sk_buff *skb,
  143. struct atm_vcc *vcc);
  144. static uint32_t fpga_tx(struct solos_card *);
  145. static irqreturn_t solos_irq(int irq, void *dev_id);
  146. static struct atm_vcc* find_vcc(struct atm_dev *dev, short vpi, int vci);
  147. static int list_vccs(int vci);
  148. static int atm_init(struct solos_card *, struct device *);
  149. static void atm_remove(struct solos_card *);
  150. static int send_command(struct solos_card *card, int dev, const char *buf, size_t size);
  151. static void solos_bh(unsigned long);
  152. static int print_buffer(struct sk_buff *buf);
  153. static inline void solos_pop(struct atm_vcc *vcc, struct sk_buff *skb)
  154. {
  155. if (vcc->pop)
  156. vcc->pop(vcc, skb);
  157. else
  158. dev_kfree_skb_any(skb);
  159. }
  160. static ssize_t solos_param_show(struct device *dev, struct device_attribute *attr,
  161. char *buf)
  162. {
  163. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  164. struct solos_card *card = atmdev->dev_data;
  165. struct solos_param prm;
  166. struct sk_buff *skb;
  167. struct pkt_hdr *header;
  168. int buflen;
  169. buflen = strlen(attr->attr.name) + 10;
  170. skb = alloc_skb(sizeof(*header) + buflen, GFP_KERNEL);
  171. if (!skb) {
  172. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in solos_param_show()\n");
  173. return -ENOMEM;
  174. }
  175. header = (void *)skb_put(skb, sizeof(*header));
  176. buflen = snprintf((void *)&header[1], buflen - 1,
  177. "L%05d\n%s\n", current->pid, attr->attr.name);
  178. skb_put(skb, buflen);
  179. header->size = cpu_to_le16(buflen);
  180. header->vpi = cpu_to_le16(0);
  181. header->vci = cpu_to_le16(0);
  182. header->type = cpu_to_le16(PKT_COMMAND);
  183. prm.pid = current->pid;
  184. prm.response = NULL;
  185. prm.port = SOLOS_CHAN(atmdev);
  186. spin_lock_irq(&card->param_queue_lock);
  187. list_add(&prm.list, &card->param_queue);
  188. spin_unlock_irq(&card->param_queue_lock);
  189. fpga_queue(card, prm.port, skb, NULL);
  190. wait_event_timeout(card->param_wq, prm.response, 5 * HZ);
  191. spin_lock_irq(&card->param_queue_lock);
  192. list_del(&prm.list);
  193. spin_unlock_irq(&card->param_queue_lock);
  194. if (!prm.response)
  195. return -EIO;
  196. buflen = prm.response->len;
  197. memcpy(buf, prm.response->data, buflen);
  198. kfree_skb(prm.response);
  199. return buflen;
  200. }
  201. static ssize_t solos_param_store(struct device *dev, struct device_attribute *attr,
  202. const char *buf, size_t count)
  203. {
  204. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  205. struct solos_card *card = atmdev->dev_data;
  206. struct solos_param prm;
  207. struct sk_buff *skb;
  208. struct pkt_hdr *header;
  209. int buflen;
  210. ssize_t ret;
  211. buflen = strlen(attr->attr.name) + 11 + count;
  212. skb = alloc_skb(sizeof(*header) + buflen, GFP_KERNEL);
  213. if (!skb) {
  214. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in solos_param_store()\n");
  215. return -ENOMEM;
  216. }
  217. header = (void *)skb_put(skb, sizeof(*header));
  218. buflen = snprintf((void *)&header[1], buflen - 1,
  219. "L%05d\n%s\n%s\n", current->pid, attr->attr.name, buf);
  220. skb_put(skb, buflen);
  221. header->size = cpu_to_le16(buflen);
  222. header->vpi = cpu_to_le16(0);
  223. header->vci = cpu_to_le16(0);
  224. header->type = cpu_to_le16(PKT_COMMAND);
  225. prm.pid = current->pid;
  226. prm.response = NULL;
  227. prm.port = SOLOS_CHAN(atmdev);
  228. spin_lock_irq(&card->param_queue_lock);
  229. list_add(&prm.list, &card->param_queue);
  230. spin_unlock_irq(&card->param_queue_lock);
  231. fpga_queue(card, prm.port, skb, NULL);
  232. wait_event_timeout(card->param_wq, prm.response, 5 * HZ);
  233. spin_lock_irq(&card->param_queue_lock);
  234. list_del(&prm.list);
  235. spin_unlock_irq(&card->param_queue_lock);
  236. skb = prm.response;
  237. if (!skb)
  238. return -EIO;
  239. buflen = skb->len;
  240. /* Sometimes it has a newline, sometimes it doesn't. */
  241. if (skb->data[buflen - 1] == '\n')
  242. buflen--;
  243. if (buflen == 2 && !strncmp(skb->data, "OK", 2))
  244. ret = count;
  245. else if (buflen == 5 && !strncmp(skb->data, "ERROR", 5))
  246. ret = -EIO;
  247. else {
  248. /* We know we have enough space allocated for this; we allocated
  249. it ourselves */
  250. skb->data[buflen] = 0;
  251. dev_warn(&card->dev->dev, "Unexpected parameter response: '%s'\n",
  252. skb->data);
  253. ret = -EIO;
  254. }
  255. kfree_skb(skb);
  256. return ret;
  257. }
  258. static char *next_string(struct sk_buff *skb)
  259. {
  260. int i = 0;
  261. char *this = skb->data;
  262. for (i = 0; i < skb->len; i++) {
  263. if (this[i] == '\n') {
  264. this[i] = 0;
  265. skb_pull(skb, i + 1);
  266. return this;
  267. }
  268. if (!isprint(this[i]))
  269. return NULL;
  270. }
  271. return NULL;
  272. }
  273. /*
  274. * Status packet has fields separated by \n, starting with a version number
  275. * for the information therein. Fields are....
  276. *
  277. * packet version
  278. * RxBitRate (version >= 1)
  279. * TxBitRate (version >= 1)
  280. * State (version >= 1)
  281. * LocalSNRMargin (version >= 1)
  282. * LocalLineAttn (version >= 1)
  283. */
  284. static int process_status(struct solos_card *card, int port, struct sk_buff *skb)
  285. {
  286. char *str, *end, *state_str, *snr, *attn;
  287. int ver, rate_up, rate_down;
  288. if (!card->atmdev[port])
  289. return -ENODEV;
  290. str = next_string(skb);
  291. if (!str)
  292. return -EIO;
  293. ver = simple_strtol(str, NULL, 10);
  294. if (ver < 1) {
  295. dev_warn(&card->dev->dev, "Unexpected status interrupt version %d\n",
  296. ver);
  297. return -EIO;
  298. }
  299. str = next_string(skb);
  300. if (!str)
  301. return -EIO;
  302. if (!strcmp(str, "ERROR")) {
  303. dev_dbg(&card->dev->dev, "Status packet indicated Solos error on port %d (starting up?)\n",
  304. port);
  305. return 0;
  306. }
  307. rate_down = simple_strtol(str, &end, 10);
  308. if (*end)
  309. return -EIO;
  310. str = next_string(skb);
  311. if (!str)
  312. return -EIO;
  313. rate_up = simple_strtol(str, &end, 10);
  314. if (*end)
  315. return -EIO;
  316. state_str = next_string(skb);
  317. if (!state_str)
  318. return -EIO;
  319. /* Anything but 'Showtime' is down */
  320. if (strcmp(state_str, "Showtime")) {
  321. atm_dev_signal_change(card->atmdev[port], ATM_PHY_SIG_LOST);
  322. dev_info(&card->dev->dev, "Port %d: %s\n", port, state_str);
  323. return 0;
  324. }
  325. snr = next_string(skb);
  326. if (!snr)
  327. return -EIO;
  328. attn = next_string(skb);
  329. if (!attn)
  330. return -EIO;
  331. dev_info(&card->dev->dev, "Port %d: %s @%d/%d kb/s%s%s%s%s\n",
  332. port, state_str, rate_down/1000, rate_up/1000,
  333. snr[0]?", SNR ":"", snr, attn[0]?", Attn ":"", attn);
  334. card->atmdev[port]->link_rate = rate_down / 424;
  335. atm_dev_signal_change(card->atmdev[port], ATM_PHY_SIG_FOUND);
  336. return 0;
  337. }
  338. static int process_command(struct solos_card *card, int port, struct sk_buff *skb)
  339. {
  340. struct solos_param *prm;
  341. unsigned long flags;
  342. int cmdpid;
  343. int found = 0;
  344. if (skb->len < 7)
  345. return 0;
  346. if (skb->data[0] != 'L' || !isdigit(skb->data[1]) ||
  347. !isdigit(skb->data[2]) || !isdigit(skb->data[3]) ||
  348. !isdigit(skb->data[4]) || !isdigit(skb->data[5]) ||
  349. skb->data[6] != '\n')
  350. return 0;
  351. cmdpid = simple_strtol(&skb->data[1], NULL, 10);
  352. spin_lock_irqsave(&card->param_queue_lock, flags);
  353. list_for_each_entry(prm, &card->param_queue, list) {
  354. if (prm->port == port && prm->pid == cmdpid) {
  355. prm->response = skb;
  356. skb_pull(skb, 7);
  357. wake_up(&card->param_wq);
  358. found = 1;
  359. break;
  360. }
  361. }
  362. spin_unlock_irqrestore(&card->param_queue_lock, flags);
  363. return found;
  364. }
  365. static ssize_t console_show(struct device *dev, struct device_attribute *attr,
  366. char *buf)
  367. {
  368. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  369. struct solos_card *card = atmdev->dev_data;
  370. struct sk_buff *skb;
  371. unsigned int len;
  372. spin_lock(&card->cli_queue_lock);
  373. skb = skb_dequeue(&card->cli_queue[SOLOS_CHAN(atmdev)]);
  374. spin_unlock(&card->cli_queue_lock);
  375. if(skb == NULL)
  376. return sprintf(buf, "No data.\n");
  377. len = skb->len;
  378. memcpy(buf, skb->data, len);
  379. dev_dbg(&card->dev->dev, "len: %d\n", len);
  380. kfree_skb(skb);
  381. return len;
  382. }
  383. static int send_command(struct solos_card *card, int dev, const char *buf, size_t size)
  384. {
  385. struct sk_buff *skb;
  386. struct pkt_hdr *header;
  387. if (size > (BUF_SIZE - sizeof(*header))) {
  388. dev_dbg(&card->dev->dev, "Command is too big. Dropping request\n");
  389. return 0;
  390. }
  391. skb = alloc_skb(size + sizeof(*header), GFP_ATOMIC);
  392. if (!skb) {
  393. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in send_command()\n");
  394. return 0;
  395. }
  396. header = (void *)skb_put(skb, sizeof(*header));
  397. header->size = cpu_to_le16(size);
  398. header->vpi = cpu_to_le16(0);
  399. header->vci = cpu_to_le16(0);
  400. header->type = cpu_to_le16(PKT_COMMAND);
  401. memcpy(skb_put(skb, size), buf, size);
  402. fpga_queue(card, dev, skb, NULL);
  403. return 0;
  404. }
  405. static ssize_t console_store(struct device *dev, struct device_attribute *attr,
  406. const char *buf, size_t count)
  407. {
  408. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  409. struct solos_card *card = atmdev->dev_data;
  410. int err;
  411. err = send_command(card, SOLOS_CHAN(atmdev), buf, count);
  412. return err?:count;
  413. }
  414. static DEVICE_ATTR(console, 0644, console_show, console_store);
  415. #define SOLOS_ATTR_RO(x) static DEVICE_ATTR(x, 0444, solos_param_show, NULL);
  416. #define SOLOS_ATTR_RW(x) static DEVICE_ATTR(x, 0644, solos_param_show, solos_param_store);
  417. #include "solos-attrlist.c"
  418. #undef SOLOS_ATTR_RO
  419. #undef SOLOS_ATTR_RW
  420. #define SOLOS_ATTR_RO(x) &dev_attr_##x.attr,
  421. #define SOLOS_ATTR_RW(x) &dev_attr_##x.attr,
  422. static struct attribute *solos_attrs[] = {
  423. #include "solos-attrlist.c"
  424. NULL
  425. };
  426. static struct attribute_group solos_attr_group = {
  427. .attrs = solos_attrs,
  428. .name = "parameters",
  429. };
  430. static int flash_upgrade(struct solos_card *card, int chip)
  431. {
  432. const struct firmware *fw;
  433. const char *fw_name;
  434. int blocksize = 0;
  435. int numblocks = 0;
  436. int offset;
  437. switch (chip) {
  438. case 0:
  439. fw_name = "solos-FPGA.bin";
  440. blocksize = FPGA_BLOCK;
  441. break;
  442. case 1:
  443. fw_name = "solos-Firmware.bin";
  444. blocksize = SOLOS_BLOCK;
  445. break;
  446. case 2:
  447. if (card->fpga_version > LEGACY_BUFFERS){
  448. fw_name = "solos-db-FPGA.bin";
  449. blocksize = FPGA_BLOCK;
  450. } else {
  451. dev_info(&card->dev->dev, "FPGA version doesn't support"
  452. " daughter board upgrades\n");
  453. return -EPERM;
  454. }
  455. break;
  456. case 3:
  457. if (card->fpga_version > LEGACY_BUFFERS){
  458. fw_name = "solos-Firmware.bin";
  459. blocksize = SOLOS_BLOCK;
  460. } else {
  461. dev_info(&card->dev->dev, "FPGA version doesn't support"
  462. " daughter board upgrades\n");
  463. return -EPERM;
  464. }
  465. break;
  466. default:
  467. return -ENODEV;
  468. }
  469. if (request_firmware(&fw, fw_name, &card->dev->dev))
  470. return -ENOENT;
  471. dev_info(&card->dev->dev, "Flash upgrade starting\n");
  472. numblocks = fw->size / blocksize;
  473. dev_info(&card->dev->dev, "Firmware size: %zd\n", fw->size);
  474. dev_info(&card->dev->dev, "Number of blocks: %d\n", numblocks);
  475. dev_info(&card->dev->dev, "Changing FPGA to Update mode\n");
  476. iowrite32(1, card->config_regs + FPGA_MODE);
  477. (void) ioread32(card->config_regs + FPGA_MODE);
  478. /* Set mode to Chip Erase */
  479. if(chip == 0 || chip == 2)
  480. dev_info(&card->dev->dev, "Set FPGA Flash mode to FPGA Chip Erase\n");
  481. if(chip == 1 || chip == 3)
  482. dev_info(&card->dev->dev, "Set FPGA Flash mode to Solos Chip Erase\n");
  483. iowrite32((chip * 2), card->config_regs + FLASH_MODE);
  484. iowrite32(1, card->config_regs + WRITE_FLASH);
  485. wait_event(card->fw_wq, !ioread32(card->config_regs + FLASH_BUSY));
  486. for (offset = 0; offset < fw->size; offset += blocksize) {
  487. int i;
  488. /* Clear write flag */
  489. iowrite32(0, card->config_regs + WRITE_FLASH);
  490. /* Set mode to Block Write */
  491. /* dev_info(&card->dev->dev, "Set FPGA Flash mode to Block Write\n"); */
  492. iowrite32(((chip * 2) + 1), card->config_regs + FLASH_MODE);
  493. /* Copy block to buffer, swapping each 16 bits */
  494. for(i = 0; i < blocksize; i += 4) {
  495. uint32_t word = swahb32p((uint32_t *)(fw->data + offset + i));
  496. if(card->fpga_version > LEGACY_BUFFERS)
  497. iowrite32(word, FLASH_BUF + i);
  498. else
  499. iowrite32(word, RX_BUF(card, 3) + i);
  500. }
  501. /* Specify block number and then trigger flash write */
  502. iowrite32(offset / blocksize, card->config_regs + FLASH_BLOCK);
  503. iowrite32(1, card->config_regs + WRITE_FLASH);
  504. wait_event(card->fw_wq, !ioread32(card->config_regs + FLASH_BUSY));
  505. }
  506. release_firmware(fw);
  507. iowrite32(0, card->config_regs + WRITE_FLASH);
  508. iowrite32(0, card->config_regs + FPGA_MODE);
  509. iowrite32(0, card->config_regs + FLASH_MODE);
  510. dev_info(&card->dev->dev, "Returning FPGA to Data mode\n");
  511. return 0;
  512. }
  513. static irqreturn_t solos_irq(int irq, void *dev_id)
  514. {
  515. struct solos_card *card = dev_id;
  516. int handled = 1;
  517. iowrite32(0, card->config_regs + IRQ_CLEAR);
  518. /* If we're up and running, just kick the tasklet to process TX/RX */
  519. if (card->atmdev[0])
  520. tasklet_schedule(&card->tlet);
  521. else
  522. wake_up(&card->fw_wq);
  523. return IRQ_RETVAL(handled);
  524. }
  525. void solos_bh(unsigned long card_arg)
  526. {
  527. struct solos_card *card = (void *)card_arg;
  528. uint32_t card_flags;
  529. uint32_t rx_done = 0;
  530. int port;
  531. /*
  532. * Since fpga_tx() is going to need to read the flags under its lock,
  533. * it can return them to us so that we don't have to hit PCI MMIO
  534. * again for the same information
  535. */
  536. card_flags = fpga_tx(card);
  537. for (port = 0; port < card->nr_ports; port++) {
  538. if (card_flags & (0x10 << port)) {
  539. struct pkt_hdr _hdr, *header;
  540. struct sk_buff *skb;
  541. struct atm_vcc *vcc;
  542. int size;
  543. if (card->using_dma) {
  544. skb = card->rx_skb[port];
  545. card->rx_skb[port] = NULL;
  546. pci_unmap_single(card->dev, SKB_CB(skb)->dma_addr,
  547. RX_DMA_SIZE, PCI_DMA_FROMDEVICE);
  548. header = (void *)skb->data;
  549. size = le16_to_cpu(header->size);
  550. skb_put(skb, size + sizeof(*header));
  551. skb_pull(skb, sizeof(*header));
  552. } else {
  553. header = &_hdr;
  554. rx_done |= 0x10 << port;
  555. memcpy_fromio(header, RX_BUF(card, port), sizeof(*header));
  556. size = le16_to_cpu(header->size);
  557. if (size > (card->buffer_size - sizeof(*header))){
  558. dev_warn(&card->dev->dev, "Invalid buffer size\n");
  559. continue;
  560. }
  561. skb = alloc_skb(size + 1, GFP_ATOMIC);
  562. if (!skb) {
  563. if (net_ratelimit())
  564. dev_warn(&card->dev->dev, "Failed to allocate sk_buff for RX\n");
  565. continue;
  566. }
  567. memcpy_fromio(skb_put(skb, size),
  568. RX_BUF(card, port) + sizeof(*header),
  569. size);
  570. }
  571. if (atmdebug) {
  572. dev_info(&card->dev->dev, "Received: port %d\n", port);
  573. dev_info(&card->dev->dev, "size: %d VPI: %d VCI: %d\n",
  574. size, le16_to_cpu(header->vpi),
  575. le16_to_cpu(header->vci));
  576. print_buffer(skb);
  577. }
  578. switch (le16_to_cpu(header->type)) {
  579. case PKT_DATA:
  580. vcc = find_vcc(card->atmdev[port], le16_to_cpu(header->vpi),
  581. le16_to_cpu(header->vci));
  582. if (!vcc) {
  583. if (net_ratelimit())
  584. dev_warn(&card->dev->dev, "Received packet for unknown VPI.VCI %d.%d on port %d\n",
  585. le16_to_cpu(header->vpi), le16_to_cpu(header->vci),
  586. port);
  587. continue;
  588. }
  589. atm_charge(vcc, skb->truesize);
  590. vcc->push(vcc, skb);
  591. atomic_inc(&vcc->stats->rx);
  592. break;
  593. case PKT_STATUS:
  594. if (process_status(card, port, skb) &&
  595. net_ratelimit()) {
  596. dev_warn(&card->dev->dev, "Bad status packet of %d bytes on port %d:\n", skb->len, port);
  597. print_buffer(skb);
  598. }
  599. dev_kfree_skb_any(skb);
  600. break;
  601. case PKT_COMMAND:
  602. default: /* FIXME: Not really, surely? */
  603. if (process_command(card, port, skb))
  604. break;
  605. spin_lock(&card->cli_queue_lock);
  606. if (skb_queue_len(&card->cli_queue[port]) > 10) {
  607. if (net_ratelimit())
  608. dev_warn(&card->dev->dev, "Dropping console response on port %d\n",
  609. port);
  610. dev_kfree_skb_any(skb);
  611. } else
  612. skb_queue_tail(&card->cli_queue[port], skb);
  613. spin_unlock(&card->cli_queue_lock);
  614. break;
  615. }
  616. }
  617. /* Allocate RX skbs for any ports which need them */
  618. if (card->using_dma && card->atmdev[port] &&
  619. !card->rx_skb[port]) {
  620. struct sk_buff *skb = alloc_skb(RX_DMA_SIZE, GFP_ATOMIC);
  621. if (skb) {
  622. SKB_CB(skb)->dma_addr =
  623. pci_map_single(card->dev, skb->data,
  624. RX_DMA_SIZE, PCI_DMA_FROMDEVICE);
  625. iowrite32(SKB_CB(skb)->dma_addr,
  626. card->config_regs + RX_DMA_ADDR(port));
  627. card->rx_skb[port] = skb;
  628. } else {
  629. if (net_ratelimit())
  630. dev_warn(&card->dev->dev, "Failed to allocate RX skb");
  631. /* We'll have to try again later */
  632. tasklet_schedule(&card->tlet);
  633. }
  634. }
  635. }
  636. if (rx_done)
  637. iowrite32(rx_done, card->config_regs + FLAGS_ADDR);
  638. return;
  639. }
  640. static struct atm_vcc *find_vcc(struct atm_dev *dev, short vpi, int vci)
  641. {
  642. struct hlist_head *head;
  643. struct atm_vcc *vcc = NULL;
  644. struct hlist_node *node;
  645. struct sock *s;
  646. read_lock(&vcc_sklist_lock);
  647. head = &vcc_hash[vci & (VCC_HTABLE_SIZE -1)];
  648. sk_for_each(s, node, head) {
  649. vcc = atm_sk(s);
  650. if (vcc->dev == dev && vcc->vci == vci &&
  651. vcc->vpi == vpi && vcc->qos.rxtp.traffic_class != ATM_NONE &&
  652. test_bit(ATM_VF_READY, &vcc->flags))
  653. goto out;
  654. }
  655. vcc = NULL;
  656. out:
  657. read_unlock(&vcc_sklist_lock);
  658. return vcc;
  659. }
  660. static int list_vccs(int vci)
  661. {
  662. struct hlist_head *head;
  663. struct atm_vcc *vcc;
  664. struct hlist_node *node;
  665. struct sock *s;
  666. int num_found = 0;
  667. int i;
  668. read_lock(&vcc_sklist_lock);
  669. if (vci != 0){
  670. head = &vcc_hash[vci & (VCC_HTABLE_SIZE -1)];
  671. sk_for_each(s, node, head) {
  672. num_found ++;
  673. vcc = atm_sk(s);
  674. printk(KERN_DEBUG "Device: %d Vpi: %d Vci: %d\n",
  675. vcc->dev->number,
  676. vcc->vpi,
  677. vcc->vci);
  678. }
  679. } else {
  680. for(i = 0; i < VCC_HTABLE_SIZE; i++){
  681. head = &vcc_hash[i];
  682. sk_for_each(s, node, head) {
  683. num_found ++;
  684. vcc = atm_sk(s);
  685. printk(KERN_DEBUG "Device: %d Vpi: %d Vci: %d\n",
  686. vcc->dev->number,
  687. vcc->vpi,
  688. vcc->vci);
  689. }
  690. }
  691. }
  692. read_unlock(&vcc_sklist_lock);
  693. return num_found;
  694. }
  695. static int popen(struct atm_vcc *vcc)
  696. {
  697. struct solos_card *card = vcc->dev->dev_data;
  698. struct sk_buff *skb;
  699. struct pkt_hdr *header;
  700. if (vcc->qos.aal != ATM_AAL5) {
  701. dev_warn(&card->dev->dev, "Unsupported ATM type %d\n",
  702. vcc->qos.aal);
  703. return -EINVAL;
  704. }
  705. skb = alloc_skb(sizeof(*header), GFP_ATOMIC);
  706. if (!skb) {
  707. if (net_ratelimit())
  708. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in popen()\n");
  709. return -ENOMEM;
  710. }
  711. header = (void *)skb_put(skb, sizeof(*header));
  712. header->size = cpu_to_le16(0);
  713. header->vpi = cpu_to_le16(vcc->vpi);
  714. header->vci = cpu_to_le16(vcc->vci);
  715. header->type = cpu_to_le16(PKT_POPEN);
  716. fpga_queue(card, SOLOS_CHAN(vcc->dev), skb, NULL);
  717. set_bit(ATM_VF_ADDR, &vcc->flags);
  718. set_bit(ATM_VF_READY, &vcc->flags);
  719. list_vccs(0);
  720. return 0;
  721. }
  722. static void pclose(struct atm_vcc *vcc)
  723. {
  724. struct solos_card *card = vcc->dev->dev_data;
  725. struct sk_buff *skb;
  726. struct pkt_hdr *header;
  727. skb = alloc_skb(sizeof(*header), GFP_ATOMIC);
  728. if (!skb) {
  729. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in pclose()\n");
  730. return;
  731. }
  732. header = (void *)skb_put(skb, sizeof(*header));
  733. header->size = cpu_to_le16(0);
  734. header->vpi = cpu_to_le16(vcc->vpi);
  735. header->vci = cpu_to_le16(vcc->vci);
  736. header->type = cpu_to_le16(PKT_PCLOSE);
  737. fpga_queue(card, SOLOS_CHAN(vcc->dev), skb, NULL);
  738. clear_bit(ATM_VF_ADDR, &vcc->flags);
  739. clear_bit(ATM_VF_READY, &vcc->flags);
  740. /* Hold up vcc_destroy_socket() (our caller) until solos_bh() in the
  741. tasklet has finished processing any incoming packets (and, more to
  742. the point, using the vcc pointer). */
  743. tasklet_unlock_wait(&card->tlet);
  744. return;
  745. }
  746. static int print_buffer(struct sk_buff *buf)
  747. {
  748. int len,i;
  749. char msg[500];
  750. char item[10];
  751. len = buf->len;
  752. for (i = 0; i < len; i++){
  753. if(i % 8 == 0)
  754. sprintf(msg, "%02X: ", i);
  755. sprintf(item,"%02X ",*(buf->data + i));
  756. strcat(msg, item);
  757. if(i % 8 == 7) {
  758. sprintf(item, "\n");
  759. strcat(msg, item);
  760. printk(KERN_DEBUG "%s", msg);
  761. }
  762. }
  763. if (i % 8 != 0) {
  764. sprintf(item, "\n");
  765. strcat(msg, item);
  766. printk(KERN_DEBUG "%s", msg);
  767. }
  768. printk(KERN_DEBUG "\n");
  769. return 0;
  770. }
  771. static void fpga_queue(struct solos_card *card, int port, struct sk_buff *skb,
  772. struct atm_vcc *vcc)
  773. {
  774. int old_len;
  775. unsigned long flags;
  776. SKB_CB(skb)->vcc = vcc;
  777. spin_lock_irqsave(&card->tx_queue_lock, flags);
  778. old_len = skb_queue_len(&card->tx_queue[port]);
  779. skb_queue_tail(&card->tx_queue[port], skb);
  780. if (!old_len)
  781. card->tx_mask |= (1 << port);
  782. spin_unlock_irqrestore(&card->tx_queue_lock, flags);
  783. /* Theoretically we could just schedule the tasklet here, but
  784. that introduces latency we don't want -- it's noticeable */
  785. if (!old_len)
  786. fpga_tx(card);
  787. }
  788. static uint32_t fpga_tx(struct solos_card *card)
  789. {
  790. uint32_t tx_pending, card_flags;
  791. uint32_t tx_started = 0;
  792. struct sk_buff *skb;
  793. struct atm_vcc *vcc;
  794. unsigned char port;
  795. unsigned long flags;
  796. spin_lock_irqsave(&card->tx_lock, flags);
  797. card_flags = ioread32(card->config_regs + FLAGS_ADDR);
  798. /*
  799. * The queue lock is required for _writing_ to tx_mask, but we're
  800. * OK to read it here without locking. The only potential update
  801. * that we could race with is in fpga_queue() where it sets a bit
  802. * for a new port... but it's going to call this function again if
  803. * it's doing that, anyway.
  804. */
  805. tx_pending = card->tx_mask & ~card_flags;
  806. for (port = 0; tx_pending; tx_pending >>= 1, port++) {
  807. if (tx_pending & 1) {
  808. struct sk_buff *oldskb = card->tx_skb[port];
  809. if (oldskb)
  810. pci_unmap_single(card->dev, SKB_CB(oldskb)->dma_addr,
  811. oldskb->len, PCI_DMA_TODEVICE);
  812. spin_lock(&card->tx_queue_lock);
  813. skb = skb_dequeue(&card->tx_queue[port]);
  814. if (!skb)
  815. card->tx_mask &= ~(1 << port);
  816. spin_unlock(&card->tx_queue_lock);
  817. if (skb && !card->using_dma) {
  818. memcpy_toio(TX_BUF(card, port), skb->data, skb->len);
  819. tx_started |= 1 << port;
  820. oldskb = skb; /* We're done with this skb already */
  821. } else if (skb && card->using_dma) {
  822. SKB_CB(skb)->dma_addr = pci_map_single(card->dev, skb->data,
  823. skb->len, PCI_DMA_TODEVICE);
  824. card->tx_skb[port] = skb;
  825. iowrite32(SKB_CB(skb)->dma_addr,
  826. card->config_regs + TX_DMA_ADDR(port));
  827. }
  828. if (!oldskb)
  829. continue;
  830. /* Clean up and free oldskb now it's gone */
  831. if (atmdebug) {
  832. struct pkt_hdr *header = (void *)oldskb->data;
  833. int size = le16_to_cpu(header->size);
  834. skb_pull(oldskb, sizeof(*header));
  835. dev_info(&card->dev->dev, "Transmitted: port %d\n",
  836. port);
  837. dev_info(&card->dev->dev, "size: %d VPI: %d VCI: %d\n",
  838. size, le16_to_cpu(header->vpi),
  839. le16_to_cpu(header->vci));
  840. print_buffer(oldskb);
  841. }
  842. vcc = SKB_CB(oldskb)->vcc;
  843. if (vcc) {
  844. atomic_inc(&vcc->stats->tx);
  845. solos_pop(vcc, oldskb);
  846. } else
  847. dev_kfree_skb_irq(oldskb);
  848. }
  849. }
  850. /* For non-DMA TX, write the 'TX start' bit for all four ports simultaneously */
  851. if (tx_started)
  852. iowrite32(tx_started, card->config_regs + FLAGS_ADDR);
  853. spin_unlock_irqrestore(&card->tx_lock, flags);
  854. return card_flags;
  855. }
  856. static int psend(struct atm_vcc *vcc, struct sk_buff *skb)
  857. {
  858. struct solos_card *card = vcc->dev->dev_data;
  859. struct pkt_hdr *header;
  860. int pktlen;
  861. pktlen = skb->len;
  862. if (pktlen > (BUF_SIZE - sizeof(*header))) {
  863. dev_warn(&card->dev->dev, "Length of PDU is too large. Dropping PDU.\n");
  864. solos_pop(vcc, skb);
  865. return 0;
  866. }
  867. if (!skb_clone_writable(skb, sizeof(*header))) {
  868. int expand_by = 0;
  869. int ret;
  870. if (skb_headroom(skb) < sizeof(*header))
  871. expand_by = sizeof(*header) - skb_headroom(skb);
  872. ret = pskb_expand_head(skb, expand_by, 0, GFP_ATOMIC);
  873. if (ret) {
  874. dev_warn(&card->dev->dev, "pskb_expand_head failed.\n");
  875. solos_pop(vcc, skb);
  876. return ret;
  877. }
  878. }
  879. header = (void *)skb_push(skb, sizeof(*header));
  880. /* This does _not_ include the size of the header */
  881. header->size = cpu_to_le16(pktlen);
  882. header->vpi = cpu_to_le16(vcc->vpi);
  883. header->vci = cpu_to_le16(vcc->vci);
  884. header->type = cpu_to_le16(PKT_DATA);
  885. fpga_queue(card, SOLOS_CHAN(vcc->dev), skb, vcc);
  886. return 0;
  887. }
  888. static struct atmdev_ops fpga_ops = {
  889. .open = popen,
  890. .close = pclose,
  891. .ioctl = NULL,
  892. .getsockopt = NULL,
  893. .setsockopt = NULL,
  894. .send = psend,
  895. .send_oam = NULL,
  896. .phy_put = NULL,
  897. .phy_get = NULL,
  898. .change_qos = NULL,
  899. .proc_read = NULL,
  900. .owner = THIS_MODULE
  901. };
  902. static int fpga_probe(struct pci_dev *dev, const struct pci_device_id *id)
  903. {
  904. int err;
  905. uint16_t fpga_ver;
  906. uint8_t major_ver, minor_ver;
  907. uint32_t data32;
  908. struct solos_card *card;
  909. card = kzalloc(sizeof(*card), GFP_KERNEL);
  910. if (!card)
  911. return -ENOMEM;
  912. card->dev = dev;
  913. init_waitqueue_head(&card->fw_wq);
  914. init_waitqueue_head(&card->param_wq);
  915. err = pci_enable_device(dev);
  916. if (err) {
  917. dev_warn(&dev->dev, "Failed to enable PCI device\n");
  918. goto out;
  919. }
  920. err = pci_set_dma_mask(dev, DMA_BIT_MASK(32));
  921. if (err) {
  922. dev_warn(&dev->dev, "Failed to set 32-bit DMA mask\n");
  923. goto out;
  924. }
  925. err = pci_request_regions(dev, "solos");
  926. if (err) {
  927. dev_warn(&dev->dev, "Failed to request regions\n");
  928. goto out;
  929. }
  930. card->config_regs = pci_iomap(dev, 0, CONFIG_RAM_SIZE);
  931. if (!card->config_regs) {
  932. dev_warn(&dev->dev, "Failed to ioremap config registers\n");
  933. goto out_release_regions;
  934. }
  935. card->buffers = pci_iomap(dev, 1, DATA_RAM_SIZE);
  936. if (!card->buffers) {
  937. dev_warn(&dev->dev, "Failed to ioremap data buffers\n");
  938. goto out_unmap_config;
  939. }
  940. if (reset) {
  941. iowrite32(1, card->config_regs + FPGA_MODE);
  942. data32 = ioread32(card->config_regs + FPGA_MODE);
  943. iowrite32(0, card->config_regs + FPGA_MODE);
  944. data32 = ioread32(card->config_regs + FPGA_MODE);
  945. }
  946. data32 = ioread32(card->config_regs + FPGA_VER);
  947. fpga_ver = (data32 & 0x0000FFFF);
  948. major_ver = ((data32 & 0xFF000000) >> 24);
  949. minor_ver = ((data32 & 0x00FF0000) >> 16);
  950. card->fpga_version = FPGA_VERSION(major_ver,minor_ver);
  951. if (card->fpga_version > LEGACY_BUFFERS)
  952. card->buffer_size = BUF_SIZE;
  953. else
  954. card->buffer_size = OLD_BUF_SIZE;
  955. dev_info(&dev->dev, "Solos FPGA Version %d.%02d svn-%d\n",
  956. major_ver, minor_ver, fpga_ver);
  957. if (fpga_ver < 37 && (fpga_upgrade || firmware_upgrade ||
  958. db_fpga_upgrade || db_firmware_upgrade)) {
  959. dev_warn(&dev->dev,
  960. "FPGA too old; cannot upgrade flash. Use JTAG.\n");
  961. fpga_upgrade = firmware_upgrade = 0;
  962. db_fpga_upgrade = db_firmware_upgrade = 0;
  963. }
  964. if (card->fpga_version >= DMA_SUPPORTED) {
  965. pci_set_master(dev);
  966. card->using_dma = 1;
  967. } else {
  968. card->using_dma = 0;
  969. /* Set RX empty flag for all ports */
  970. iowrite32(0xF0, card->config_regs + FLAGS_ADDR);
  971. }
  972. data32 = ioread32(card->config_regs + PORTS);
  973. card->nr_ports = (data32 & 0x000000FF);
  974. pci_set_drvdata(dev, card);
  975. tasklet_init(&card->tlet, solos_bh, (unsigned long)card);
  976. spin_lock_init(&card->tx_lock);
  977. spin_lock_init(&card->tx_queue_lock);
  978. spin_lock_init(&card->cli_queue_lock);
  979. spin_lock_init(&card->param_queue_lock);
  980. INIT_LIST_HEAD(&card->param_queue);
  981. err = request_irq(dev->irq, solos_irq, IRQF_SHARED,
  982. "solos-pci", card);
  983. if (err) {
  984. dev_dbg(&card->dev->dev, "Failed to request interrupt IRQ: %d\n", dev->irq);
  985. goto out_unmap_both;
  986. }
  987. iowrite32(1, card->config_regs + IRQ_EN_ADDR);
  988. if (fpga_upgrade)
  989. flash_upgrade(card, 0);
  990. if (firmware_upgrade)
  991. flash_upgrade(card, 1);
  992. if (db_fpga_upgrade)
  993. flash_upgrade(card, 2);
  994. if (db_firmware_upgrade)
  995. flash_upgrade(card, 3);
  996. err = atm_init(card, &dev->dev);
  997. if (err)
  998. goto out_free_irq;
  999. return 0;
  1000. out_free_irq:
  1001. iowrite32(0, card->config_regs + IRQ_EN_ADDR);
  1002. free_irq(dev->irq, card);
  1003. tasklet_kill(&card->tlet);
  1004. out_unmap_both:
  1005. pci_set_drvdata(dev, NULL);
  1006. pci_iounmap(dev, card->buffers);
  1007. out_unmap_config:
  1008. pci_iounmap(dev, card->config_regs);
  1009. out_release_regions:
  1010. pci_release_regions(dev);
  1011. out:
  1012. kfree(card);
  1013. return err;
  1014. }
  1015. static int atm_init(struct solos_card *card, struct device *parent)
  1016. {
  1017. int i;
  1018. for (i = 0; i < card->nr_ports; i++) {
  1019. struct sk_buff *skb;
  1020. struct pkt_hdr *header;
  1021. skb_queue_head_init(&card->tx_queue[i]);
  1022. skb_queue_head_init(&card->cli_queue[i]);
  1023. card->atmdev[i] = atm_dev_register("solos-pci", parent, &fpga_ops, -1, NULL);
  1024. if (!card->atmdev[i]) {
  1025. dev_err(&card->dev->dev, "Could not register ATM device %d\n", i);
  1026. atm_remove(card);
  1027. return -ENODEV;
  1028. }
  1029. if (device_create_file(&card->atmdev[i]->class_dev, &dev_attr_console))
  1030. dev_err(&card->dev->dev, "Could not register console for ATM device %d\n", i);
  1031. if (sysfs_create_group(&card->atmdev[i]->class_dev.kobj, &solos_attr_group))
  1032. dev_err(&card->dev->dev, "Could not register parameter group for ATM device %d\n", i);
  1033. dev_info(&card->dev->dev, "Registered ATM device %d\n", card->atmdev[i]->number);
  1034. card->atmdev[i]->ci_range.vpi_bits = 8;
  1035. card->atmdev[i]->ci_range.vci_bits = 16;
  1036. card->atmdev[i]->dev_data = card;
  1037. card->atmdev[i]->phy_data = (void *)(unsigned long)i;
  1038. atm_dev_signal_change(card->atmdev[i], ATM_PHY_SIG_FOUND);
  1039. skb = alloc_skb(sizeof(*header), GFP_ATOMIC);
  1040. if (!skb) {
  1041. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in atm_init()\n");
  1042. continue;
  1043. }
  1044. header = (void *)skb_put(skb, sizeof(*header));
  1045. header->size = cpu_to_le16(0);
  1046. header->vpi = cpu_to_le16(0);
  1047. header->vci = cpu_to_le16(0);
  1048. header->type = cpu_to_le16(PKT_STATUS);
  1049. fpga_queue(card, i, skb, NULL);
  1050. }
  1051. return 0;
  1052. }
  1053. static void atm_remove(struct solos_card *card)
  1054. {
  1055. int i;
  1056. for (i = 0; i < card->nr_ports; i++) {
  1057. if (card->atmdev[i]) {
  1058. struct sk_buff *skb;
  1059. dev_info(&card->dev->dev, "Unregistering ATM device %d\n", card->atmdev[i]->number);
  1060. sysfs_remove_group(&card->atmdev[i]->class_dev.kobj, &solos_attr_group);
  1061. atm_dev_deregister(card->atmdev[i]);
  1062. skb = card->rx_skb[i];
  1063. if (skb) {
  1064. pci_unmap_single(card->dev, SKB_CB(skb)->dma_addr,
  1065. RX_DMA_SIZE, PCI_DMA_FROMDEVICE);
  1066. dev_kfree_skb(skb);
  1067. }
  1068. skb = card->tx_skb[i];
  1069. if (skb) {
  1070. pci_unmap_single(card->dev, SKB_CB(skb)->dma_addr,
  1071. skb->len, PCI_DMA_TODEVICE);
  1072. dev_kfree_skb(skb);
  1073. }
  1074. while ((skb = skb_dequeue(&card->tx_queue[i])))
  1075. dev_kfree_skb(skb);
  1076. }
  1077. }
  1078. }
  1079. static void fpga_remove(struct pci_dev *dev)
  1080. {
  1081. struct solos_card *card = pci_get_drvdata(dev);
  1082. /* Disable IRQs */
  1083. iowrite32(0, card->config_regs + IRQ_EN_ADDR);
  1084. /* Reset FPGA */
  1085. iowrite32(1, card->config_regs + FPGA_MODE);
  1086. (void)ioread32(card->config_regs + FPGA_MODE);
  1087. atm_remove(card);
  1088. free_irq(dev->irq, card);
  1089. tasklet_kill(&card->tlet);
  1090. /* Release device from reset */
  1091. iowrite32(0, card->config_regs + FPGA_MODE);
  1092. (void)ioread32(card->config_regs + FPGA_MODE);
  1093. pci_iounmap(dev, card->buffers);
  1094. pci_iounmap(dev, card->config_regs);
  1095. pci_release_regions(dev);
  1096. pci_disable_device(dev);
  1097. pci_set_drvdata(dev, NULL);
  1098. kfree(card);
  1099. }
  1100. static struct pci_device_id fpga_pci_tbl[] __devinitdata = {
  1101. { 0x10ee, 0x0300, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
  1102. { 0, }
  1103. };
  1104. MODULE_DEVICE_TABLE(pci,fpga_pci_tbl);
  1105. static struct pci_driver fpga_driver = {
  1106. .name = "solos",
  1107. .id_table = fpga_pci_tbl,
  1108. .probe = fpga_probe,
  1109. .remove = fpga_remove,
  1110. };
  1111. static int __init solos_pci_init(void)
  1112. {
  1113. printk(KERN_INFO "Solos PCI Driver Version %s\n", VERSION);
  1114. return pci_register_driver(&fpga_driver);
  1115. }
  1116. static void __exit solos_pci_exit(void)
  1117. {
  1118. pci_unregister_driver(&fpga_driver);
  1119. printk(KERN_INFO "Solos PCI Driver %s Unloaded\n", VERSION);
  1120. }
  1121. module_init(solos_pci_init);
  1122. module_exit(solos_pci_exit);