ahci_platform.c 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312
  1. /*
  2. * AHCI SATA platform driver
  3. *
  4. * Copyright 2004-2005 Red Hat, Inc.
  5. * Jeff Garzik <jgarzik@pobox.com>
  6. * Copyright 2010 MontaVista Software, LLC.
  7. * Anton Vorontsov <avorontsov@ru.mvista.com>
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2, or (at your option)
  12. * any later version.
  13. */
  14. #include <linux/kernel.h>
  15. #include <linux/gfp.h>
  16. #include <linux/module.h>
  17. #include <linux/pm.h>
  18. #include <linux/init.h>
  19. #include <linux/interrupt.h>
  20. #include <linux/device.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/libata.h>
  23. #include <linux/ahci_platform.h>
  24. #include "ahci.h"
  25. enum ahci_type {
  26. AHCI, /* standard platform ahci */
  27. IMX53_AHCI, /* ahci on i.mx53 */
  28. STRICT_AHCI, /* delayed DMA engine start */
  29. };
  30. static struct platform_device_id ahci_devtype[] = {
  31. {
  32. .name = "ahci",
  33. .driver_data = AHCI,
  34. }, {
  35. .name = "imx53-ahci",
  36. .driver_data = IMX53_AHCI,
  37. }, {
  38. .name = "strict-ahci",
  39. .driver_data = STRICT_AHCI,
  40. }, {
  41. /* sentinel */
  42. }
  43. };
  44. MODULE_DEVICE_TABLE(platform, ahci_devtype);
  45. static const struct ata_port_info ahci_port_info[] = {
  46. /* by features */
  47. [AHCI] = {
  48. .flags = AHCI_FLAG_COMMON,
  49. .pio_mask = ATA_PIO4,
  50. .udma_mask = ATA_UDMA6,
  51. .port_ops = &ahci_ops,
  52. },
  53. [IMX53_AHCI] = {
  54. .flags = AHCI_FLAG_COMMON,
  55. .pio_mask = ATA_PIO4,
  56. .udma_mask = ATA_UDMA6,
  57. .port_ops = &ahci_pmp_retry_srst_ops,
  58. },
  59. [STRICT_AHCI] = {
  60. AHCI_HFLAGS (AHCI_HFLAG_DELAY_ENGINE),
  61. .flags = AHCI_FLAG_COMMON,
  62. .pio_mask = ATA_PIO4,
  63. .udma_mask = ATA_UDMA6,
  64. .port_ops = &ahci_ops,
  65. },
  66. };
  67. static struct scsi_host_template ahci_platform_sht = {
  68. AHCI_SHT("ahci_platform"),
  69. };
  70. static int __init ahci_probe(struct platform_device *pdev)
  71. {
  72. struct device *dev = &pdev->dev;
  73. struct ahci_platform_data *pdata = dev_get_platdata(dev);
  74. const struct platform_device_id *id = platform_get_device_id(pdev);
  75. struct ata_port_info pi = ahci_port_info[id ? id->driver_data : 0];
  76. const struct ata_port_info *ppi[] = { &pi, NULL };
  77. struct ahci_host_priv *hpriv;
  78. struct ata_host *host;
  79. struct resource *mem;
  80. int irq;
  81. int n_ports;
  82. int i;
  83. int rc;
  84. mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  85. if (!mem) {
  86. dev_err(dev, "no mmio space\n");
  87. return -EINVAL;
  88. }
  89. irq = platform_get_irq(pdev, 0);
  90. if (irq <= 0) {
  91. dev_err(dev, "no irq\n");
  92. return -EINVAL;
  93. }
  94. if (pdata && pdata->ata_port_info)
  95. pi = *pdata->ata_port_info;
  96. hpriv = devm_kzalloc(dev, sizeof(*hpriv), GFP_KERNEL);
  97. if (!hpriv) {
  98. dev_err(dev, "can't alloc ahci_host_priv\n");
  99. return -ENOMEM;
  100. }
  101. hpriv->flags |= (unsigned long)pi.private_data;
  102. hpriv->mmio = devm_ioremap(dev, mem->start, resource_size(mem));
  103. if (!hpriv->mmio) {
  104. dev_err(dev, "can't map %pR\n", mem);
  105. return -ENOMEM;
  106. }
  107. /*
  108. * Some platforms might need to prepare for mmio region access,
  109. * which could be done in the following init call. So, the mmio
  110. * region shouldn't be accessed before init (if provided) has
  111. * returned successfully.
  112. */
  113. if (pdata && pdata->init) {
  114. rc = pdata->init(dev, hpriv->mmio);
  115. if (rc)
  116. return rc;
  117. }
  118. ahci_save_initial_config(dev, hpriv,
  119. pdata ? pdata->force_port_map : 0,
  120. pdata ? pdata->mask_port_map : 0);
  121. /* prepare host */
  122. if (hpriv->cap & HOST_CAP_NCQ)
  123. pi.flags |= ATA_FLAG_NCQ;
  124. if (hpriv->cap & HOST_CAP_PMP)
  125. pi.flags |= ATA_FLAG_PMP;
  126. ahci_set_em_messages(hpriv, &pi);
  127. /* CAP.NP sometimes indicate the index of the last enabled
  128. * port, at other times, that of the last possible port, so
  129. * determining the maximum port number requires looking at
  130. * both CAP.NP and port_map.
  131. */
  132. n_ports = max(ahci_nr_ports(hpriv->cap), fls(hpriv->port_map));
  133. host = ata_host_alloc_pinfo(dev, ppi, n_ports);
  134. if (!host) {
  135. rc = -ENOMEM;
  136. goto err0;
  137. }
  138. host->private_data = hpriv;
  139. if (!(hpriv->cap & HOST_CAP_SSS) || ahci_ignore_sss)
  140. host->flags |= ATA_HOST_PARALLEL_SCAN;
  141. else
  142. printk(KERN_INFO "ahci: SSS flag set, parallel bus scan disabled\n");
  143. if (pi.flags & ATA_FLAG_EM)
  144. ahci_reset_em(host);
  145. for (i = 0; i < host->n_ports; i++) {
  146. struct ata_port *ap = host->ports[i];
  147. ata_port_desc(ap, "mmio %pR", mem);
  148. ata_port_desc(ap, "port 0x%x", 0x100 + ap->port_no * 0x80);
  149. /* set enclosure management message type */
  150. if (ap->flags & ATA_FLAG_EM)
  151. ap->em_message_type = hpriv->em_msg_type;
  152. /* disabled/not-implemented port */
  153. if (!(hpriv->port_map & (1 << i)))
  154. ap->ops = &ata_dummy_port_ops;
  155. }
  156. rc = ahci_reset_controller(host);
  157. if (rc)
  158. goto err0;
  159. ahci_init_controller(host);
  160. ahci_print_info(host, "platform");
  161. rc = ata_host_activate(host, irq, ahci_interrupt, IRQF_SHARED,
  162. &ahci_platform_sht);
  163. if (rc)
  164. goto err0;
  165. return 0;
  166. err0:
  167. if (pdata && pdata->exit)
  168. pdata->exit(dev);
  169. return rc;
  170. }
  171. static int __devexit ahci_remove(struct platform_device *pdev)
  172. {
  173. struct device *dev = &pdev->dev;
  174. struct ahci_platform_data *pdata = dev_get_platdata(dev);
  175. struct ata_host *host = dev_get_drvdata(dev);
  176. ata_host_detach(host);
  177. if (pdata && pdata->exit)
  178. pdata->exit(dev);
  179. return 0;
  180. }
  181. #ifdef CONFIG_PM
  182. static int ahci_suspend(struct device *dev)
  183. {
  184. struct ahci_platform_data *pdata = dev_get_platdata(dev);
  185. struct ata_host *host = dev_get_drvdata(dev);
  186. struct ahci_host_priv *hpriv = host->private_data;
  187. void __iomem *mmio = hpriv->mmio;
  188. u32 ctl;
  189. int rc;
  190. if (hpriv->flags & AHCI_HFLAG_NO_SUSPEND) {
  191. dev_err(dev, "firmware update required for suspend/resume\n");
  192. return -EIO;
  193. }
  194. /*
  195. * AHCI spec rev1.1 section 8.3.3:
  196. * Software must disable interrupts prior to requesting a
  197. * transition of the HBA to D3 state.
  198. */
  199. ctl = readl(mmio + HOST_CTL);
  200. ctl &= ~HOST_IRQ_EN;
  201. writel(ctl, mmio + HOST_CTL);
  202. readl(mmio + HOST_CTL); /* flush */
  203. rc = ata_host_suspend(host, PMSG_SUSPEND);
  204. if (rc)
  205. return rc;
  206. if (pdata && pdata->suspend)
  207. return pdata->suspend(dev);
  208. return 0;
  209. }
  210. static int ahci_resume(struct device *dev)
  211. {
  212. struct ahci_platform_data *pdata = dev_get_platdata(dev);
  213. struct ata_host *host = dev_get_drvdata(dev);
  214. int rc;
  215. if (pdata && pdata->resume) {
  216. rc = pdata->resume(dev);
  217. if (rc)
  218. return rc;
  219. }
  220. if (dev->power.power_state.event == PM_EVENT_SUSPEND) {
  221. rc = ahci_reset_controller(host);
  222. if (rc)
  223. return rc;
  224. ahci_init_controller(host);
  225. }
  226. ata_host_resume(host);
  227. return 0;
  228. }
  229. #endif
  230. SIMPLE_DEV_PM_OPS(ahci_pm_ops, ahci_suspend, ahci_resume);
  231. static const struct of_device_id ahci_of_match[] = {
  232. { .compatible = "calxeda,hb-ahci", },
  233. { .compatible = "snps,spear-ahci", },
  234. {},
  235. };
  236. MODULE_DEVICE_TABLE(of, ahci_of_match);
  237. static struct platform_driver ahci_driver = {
  238. .remove = __devexit_p(ahci_remove),
  239. .driver = {
  240. .name = "ahci",
  241. .owner = THIS_MODULE,
  242. .of_match_table = ahci_of_match,
  243. .pm = &ahci_pm_ops,
  244. },
  245. .id_table = ahci_devtype,
  246. };
  247. static int __init ahci_init(void)
  248. {
  249. return platform_driver_probe(&ahci_driver, ahci_probe);
  250. }
  251. module_init(ahci_init);
  252. static void __exit ahci_exit(void)
  253. {
  254. platform_driver_unregister(&ahci_driver);
  255. }
  256. module_exit(ahci_exit);
  257. MODULE_DESCRIPTION("AHCI SATA platform driver");
  258. MODULE_AUTHOR("Anton Vorontsov <avorontsov@ru.mvista.com>");
  259. MODULE_LICENSE("GPL");
  260. MODULE_ALIAS("platform:ahci");