smp-emev2.c 2.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * SMP support for Emma Mobile EV2
  3. *
  4. * Copyright (C) 2012 Renesas Solutions Corp.
  5. * Copyright (C) 2012 Magnus Damm
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  19. */
  20. #include <linux/kernel.h>
  21. #include <linux/init.h>
  22. #include <linux/smp.h>
  23. #include <linux/spinlock.h>
  24. #include <linux/io.h>
  25. #include <linux/delay.h>
  26. #include <mach/common.h>
  27. #include <mach/emev2.h>
  28. #include <asm/smp_plat.h>
  29. #include <asm/smp_scu.h>
  30. #include <asm/hardware/gic.h>
  31. #include <asm/cacheflush.h>
  32. #define EMEV2_SCU_BASE 0x1e000000
  33. static DEFINE_SPINLOCK(scu_lock);
  34. static void __iomem *scu_base;
  35. static void modify_scu_cpu_psr(unsigned long set, unsigned long clr)
  36. {
  37. unsigned long tmp;
  38. /* we assume this code is running on a different cpu
  39. * than the one that is changing coherency setting */
  40. spin_lock(&scu_lock);
  41. tmp = readl(scu_base + 8);
  42. tmp &= ~clr;
  43. tmp |= set;
  44. writel(tmp, scu_base + 8);
  45. spin_unlock(&scu_lock);
  46. }
  47. unsigned int __init emev2_get_core_count(void)
  48. {
  49. if (!scu_base) {
  50. scu_base = ioremap(EMEV2_SCU_BASE, PAGE_SIZE);
  51. emev2_clock_init(); /* need ioremapped SMU */
  52. }
  53. WARN_ON_ONCE(!scu_base);
  54. return scu_base ? scu_get_core_count(scu_base) : 1;
  55. }
  56. int emev2_platform_cpu_kill(unsigned int cpu)
  57. {
  58. return 0; /* not supported yet */
  59. }
  60. void __cpuinit emev2_secondary_init(unsigned int cpu)
  61. {
  62. gic_secondary_init(0);
  63. }
  64. int __cpuinit emev2_boot_secondary(unsigned int cpu)
  65. {
  66. cpu = cpu_logical_map(cpu);
  67. /* enable cache coherency */
  68. modify_scu_cpu_psr(0, 3 << (cpu * 8));
  69. /* Tell ROM loader about our vector (in headsmp.S) */
  70. emev2_set_boot_vector(__pa(shmobile_secondary_vector));
  71. gic_raise_softirq(cpumask_of(cpu), 1);
  72. return 0;
  73. }
  74. void __init emev2_smp_prepare_cpus(void)
  75. {
  76. int cpu = cpu_logical_map(0);
  77. scu_enable(scu_base);
  78. /* enable cache coherency on CPU0 */
  79. modify_scu_cpu_psr(0, 3 << (cpu * 8));
  80. }