board-mackerel.c 40 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655
  1. /*
  2. * mackerel board support
  3. *
  4. * Copyright (C) 2010 Renesas Solutions Corp.
  5. * Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
  6. *
  7. * based on ap4evb
  8. * Copyright (C) 2010 Magnus Damm
  9. * Copyright (C) 2008 Yoshihiro Shimoda
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License as published by
  13. * the Free Software Foundation; version 2 of the License.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  23. */
  24. #include <linux/delay.h>
  25. #include <linux/kernel.h>
  26. #include <linux/init.h>
  27. #include <linux/interrupt.h>
  28. #include <linux/irq.h>
  29. #include <linux/platform_device.h>
  30. #include <linux/gpio.h>
  31. #include <linux/input.h>
  32. #include <linux/io.h>
  33. #include <linux/i2c.h>
  34. #include <linux/leds.h>
  35. #include <linux/mfd/tmio.h>
  36. #include <linux/mmc/host.h>
  37. #include <linux/mmc/sh_mmcif.h>
  38. #include <linux/mmc/sh_mobile_sdhi.h>
  39. #include <linux/mtd/mtd.h>
  40. #include <linux/mtd/partitions.h>
  41. #include <linux/mtd/physmap.h>
  42. #include <linux/mtd/sh_flctl.h>
  43. #include <linux/pm_clock.h>
  44. #include <linux/regulator/fixed.h>
  45. #include <linux/regulator/machine.h>
  46. #include <linux/smsc911x.h>
  47. #include <linux/sh_intc.h>
  48. #include <linux/tca6416_keypad.h>
  49. #include <linux/usb/renesas_usbhs.h>
  50. #include <linux/dma-mapping.h>
  51. #include <video/sh_mobile_hdmi.h>
  52. #include <video/sh_mobile_lcdc.h>
  53. #include <media/sh_mobile_ceu.h>
  54. #include <media/soc_camera.h>
  55. #include <media/soc_camera_platform.h>
  56. #include <sound/sh_fsi.h>
  57. #include <sound/simple_card.h>
  58. #include <mach/common.h>
  59. #include <mach/irqs.h>
  60. #include <mach/sh7372.h>
  61. #include <asm/mach/arch.h>
  62. #include <asm/mach-types.h>
  63. /*
  64. * Address Interface BusWidth note
  65. * ------------------------------------------------------------------
  66. * 0x0000_0000 NOR Flash ROM (MCP) 16bit SW7 : bit1 = ON
  67. * 0x0800_0000 user area -
  68. * 0x1000_0000 NOR Flash ROM (MCP) 16bit SW7 : bit1 = OFF
  69. * 0x1400_0000 Ether (LAN9220) 16bit
  70. * 0x1600_0000 user area - cannot use with NAND
  71. * 0x1800_0000 user area -
  72. * 0x1A00_0000 -
  73. * 0x4000_0000 LPDDR2-SDRAM (POP) 32bit
  74. */
  75. /*
  76. * CPU mode
  77. *
  78. * SW4 | Boot Area| Master | Remarks
  79. * 1 | 2 | 3 | 4 | 5 | 6 | 8 | | Processor|
  80. * ----+-----+-----+-----+-----+-----+-----+----------+----------+--------------
  81. * ON | ON | OFF | ON | ON | OFF | OFF | External | System | External ROM
  82. * ON | ON | ON | ON | ON | OFF | OFF | External | System | ROM Debug
  83. * ON | ON | X | ON | OFF | OFF | OFF | Built-in | System | ROM Debug
  84. * X | OFF | X | X | X | X | OFF | Built-in | System | MaskROM
  85. * OFF | X | X | X | X | X | OFF | Built-in | System | MaskROM
  86. * X | X | X | OFF | X | X | OFF | Built-in | System | MaskROM
  87. * OFF | ON | OFF | X | X | OFF | ON | External | System | Standalone
  88. * ON | OFF | OFF | X | X | OFF | ON | External | Realtime | Standalone
  89. */
  90. /*
  91. * NOR Flash ROM
  92. *
  93. * SW1 | SW2 | SW7 | NOR Flash ROM
  94. * bit1 | bit1 bit2 | bit1 | Memory allocation
  95. * ------+------------+------+------------------
  96. * OFF | ON OFF | ON | Area 0
  97. * OFF | ON OFF | OFF | Area 4
  98. */
  99. /*
  100. * SMSC 9220
  101. *
  102. * SW1 SMSC 9220
  103. * -----------------------
  104. * ON access disable
  105. * OFF access enable
  106. */
  107. /*
  108. * NAND Flash ROM
  109. *
  110. * SW1 | SW2 | SW7 | NAND Flash ROM
  111. * bit1 | bit1 bit2 | bit2 | Memory allocation
  112. * ------+------------+------+------------------
  113. * OFF | ON OFF | ON | FCE 0
  114. * OFF | ON OFF | OFF | FCE 1
  115. */
  116. /*
  117. * External interrupt pin settings
  118. *
  119. * IRQX | pin setting | device | level
  120. * ------+--------------------+--------------------+-------
  121. * IRQ0 | ICR1A.IRQ0SA=0010 | SDHI2 card detect | Low
  122. * IRQ6 | ICR1A.IRQ6SA=0011 | Ether(LAN9220) | High
  123. * IRQ7 | ICR1A.IRQ7SA=0010 | LCD Touch Panel | Low
  124. * IRQ8 | ICR2A.IRQ8SA=0010 | MMC/SD card detect | Low
  125. * IRQ9 | ICR2A.IRQ9SA=0010 | KEY(TCA6408) | Low
  126. * IRQ21 | ICR4A.IRQ21SA=0011 | Sensor(ADXL345) | High
  127. * IRQ22 | ICR4A.IRQ22SA=0011 | Sensor(AK8975) | High
  128. */
  129. /*
  130. * USB
  131. *
  132. * USB0 : CN22 : Function
  133. * USB1 : CN31 : Function/Host *1
  134. *
  135. * J30 (for CN31) *1
  136. * ----------+---------------+-------------
  137. * 1-2 short | VBUS 5V | Host
  138. * open | external VBUS | Function
  139. *
  140. * CAUTION
  141. *
  142. * renesas_usbhs driver can use external interrupt mode
  143. * (which come from USB-PHY) or autonomy mode (it use own interrupt)
  144. * for detecting connection/disconnection when Function.
  145. * USB will be power OFF while it has been disconnecting
  146. * if external interrupt mode, and it is always power ON if autonomy mode,
  147. *
  148. * mackerel can not use external interrupt (IRQ7-PORT167) mode on "USB0",
  149. * because Touchscreen is using IRQ7-PORT40.
  150. * It is impossible to use IRQ7 demux on this board.
  151. */
  152. /*
  153. * SDHI0 (CN12)
  154. *
  155. * SW56 : OFF
  156. *
  157. */
  158. /* MMC /SDHI1 (CN7)
  159. *
  160. * I/O voltage : 1.8v
  161. *
  162. * Power voltage : 1.8v or 3.3v
  163. * J22 : select power voltage *1
  164. * 1-2 pin : 1.8v
  165. * 2-3 pin : 3.3v
  166. *
  167. * *1
  168. * Please change J22 depends the card to be used.
  169. * MMC's OCR field set to support either voltage for the card inserted.
  170. *
  171. * SW1 | SW33
  172. * | bit1 | bit2 | bit3 | bit4
  173. * -------------+------+------+------+-------
  174. * MMC0 OFF | OFF | X | ON | X (Use MMCIF)
  175. * SDHI1 OFF | ON | X | OFF | X (Use MFD_SH_MOBILE_SDHI)
  176. *
  177. */
  178. /*
  179. * SDHI2 (CN23)
  180. *
  181. * microSD card sloct
  182. *
  183. */
  184. /*
  185. * FSI - AK4642
  186. *
  187. * it needs amixer settings for playing
  188. *
  189. * amixer set "Headphone" on
  190. * amixer set "HPOUTL Mixer DACH" on
  191. * amixer set "HPOUTR Mixer DACH" on
  192. */
  193. /* Fixed 3.3V and 1.8V regulators to be used by multiple devices */
  194. static struct regulator_consumer_supply fixed1v8_power_consumers[] =
  195. {
  196. /*
  197. * J22 on mackerel switches mmcif.0 and sdhi.1 between 1.8V and 3.3V
  198. * Since we cannot support both voltages, we support the default 1.8V
  199. */
  200. REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.1"),
  201. REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.1"),
  202. REGULATOR_SUPPLY("vmmc", "sh_mmcif.0"),
  203. REGULATOR_SUPPLY("vqmmc", "sh_mmcif.0"),
  204. };
  205. static struct regulator_consumer_supply fixed3v3_power_consumers[] =
  206. {
  207. REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.0"),
  208. REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.0"),
  209. REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.2"),
  210. REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.2"),
  211. };
  212. /* Dummy supplies, where voltage doesn't matter */
  213. static struct regulator_consumer_supply dummy_supplies[] = {
  214. REGULATOR_SUPPLY("vddvario", "smsc911x"),
  215. REGULATOR_SUPPLY("vdd33a", "smsc911x"),
  216. };
  217. /* MTD */
  218. static struct mtd_partition nor_flash_partitions[] = {
  219. {
  220. .name = "loader",
  221. .offset = 0x00000000,
  222. .size = 512 * 1024,
  223. .mask_flags = MTD_WRITEABLE,
  224. },
  225. {
  226. .name = "bootenv",
  227. .offset = MTDPART_OFS_APPEND,
  228. .size = 512 * 1024,
  229. .mask_flags = MTD_WRITEABLE,
  230. },
  231. {
  232. .name = "kernel_ro",
  233. .offset = MTDPART_OFS_APPEND,
  234. .size = 8 * 1024 * 1024,
  235. .mask_flags = MTD_WRITEABLE,
  236. },
  237. {
  238. .name = "kernel",
  239. .offset = MTDPART_OFS_APPEND,
  240. .size = 8 * 1024 * 1024,
  241. },
  242. {
  243. .name = "data",
  244. .offset = MTDPART_OFS_APPEND,
  245. .size = MTDPART_SIZ_FULL,
  246. },
  247. };
  248. static struct physmap_flash_data nor_flash_data = {
  249. .width = 2,
  250. .parts = nor_flash_partitions,
  251. .nr_parts = ARRAY_SIZE(nor_flash_partitions),
  252. };
  253. static struct resource nor_flash_resources[] = {
  254. [0] = {
  255. .start = 0x20000000, /* CS0 shadow instead of regular CS0 */
  256. .end = 0x28000000 - 1, /* needed by USB MASK ROM boot */
  257. .flags = IORESOURCE_MEM,
  258. }
  259. };
  260. static struct platform_device nor_flash_device = {
  261. .name = "physmap-flash",
  262. .dev = {
  263. .platform_data = &nor_flash_data,
  264. },
  265. .num_resources = ARRAY_SIZE(nor_flash_resources),
  266. .resource = nor_flash_resources,
  267. };
  268. /* SMSC */
  269. static struct resource smc911x_resources[] = {
  270. {
  271. .start = 0x14000000,
  272. .end = 0x16000000 - 1,
  273. .flags = IORESOURCE_MEM,
  274. }, {
  275. .start = evt2irq(0x02c0) /* IRQ6A */,
  276. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
  277. },
  278. };
  279. static struct smsc911x_platform_config smsc911x_info = {
  280. .flags = SMSC911X_USE_16BIT | SMSC911X_SAVE_MAC_ADDRESS,
  281. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  282. .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
  283. };
  284. static struct platform_device smc911x_device = {
  285. .name = "smsc911x",
  286. .id = -1,
  287. .num_resources = ARRAY_SIZE(smc911x_resources),
  288. .resource = smc911x_resources,
  289. .dev = {
  290. .platform_data = &smsc911x_info,
  291. },
  292. };
  293. /* MERAM */
  294. static struct sh_mobile_meram_info mackerel_meram_info = {
  295. .addr_mode = SH_MOBILE_MERAM_MODE1,
  296. };
  297. static struct resource meram_resources[] = {
  298. [0] = {
  299. .name = "regs",
  300. .start = 0xe8000000,
  301. .end = 0xe807ffff,
  302. .flags = IORESOURCE_MEM,
  303. },
  304. [1] = {
  305. .name = "meram",
  306. .start = 0xe8080000,
  307. .end = 0xe81fffff,
  308. .flags = IORESOURCE_MEM,
  309. },
  310. };
  311. static struct platform_device meram_device = {
  312. .name = "sh_mobile_meram",
  313. .id = 0,
  314. .num_resources = ARRAY_SIZE(meram_resources),
  315. .resource = meram_resources,
  316. .dev = {
  317. .platform_data = &mackerel_meram_info,
  318. },
  319. };
  320. /* LCDC */
  321. static struct fb_videomode mackerel_lcdc_modes[] = {
  322. {
  323. .name = "WVGA Panel",
  324. .xres = 800,
  325. .yres = 480,
  326. .left_margin = 220,
  327. .right_margin = 110,
  328. .hsync_len = 70,
  329. .upper_margin = 20,
  330. .lower_margin = 5,
  331. .vsync_len = 5,
  332. .sync = 0,
  333. },
  334. };
  335. static int mackerel_set_brightness(int brightness)
  336. {
  337. gpio_set_value(GPIO_PORT31, brightness);
  338. return 0;
  339. }
  340. static int mackerel_get_brightness(void)
  341. {
  342. return gpio_get_value(GPIO_PORT31);
  343. }
  344. static const struct sh_mobile_meram_cfg lcd_meram_cfg = {
  345. .icb[0] = {
  346. .meram_size = 0x40,
  347. },
  348. .icb[1] = {
  349. .meram_size = 0x40,
  350. },
  351. };
  352. static struct sh_mobile_lcdc_info lcdc_info = {
  353. .meram_dev = &mackerel_meram_info,
  354. .clock_source = LCDC_CLK_BUS,
  355. .ch[0] = {
  356. .chan = LCDC_CHAN_MAINLCD,
  357. .fourcc = V4L2_PIX_FMT_RGB565,
  358. .lcd_modes = mackerel_lcdc_modes,
  359. .num_modes = ARRAY_SIZE(mackerel_lcdc_modes),
  360. .interface_type = RGB24,
  361. .clock_divider = 3,
  362. .flags = 0,
  363. .panel_cfg = {
  364. .width = 152,
  365. .height = 91,
  366. },
  367. .bl_info = {
  368. .name = "sh_mobile_lcdc_bl",
  369. .max_brightness = 1,
  370. .set_brightness = mackerel_set_brightness,
  371. .get_brightness = mackerel_get_brightness,
  372. },
  373. .meram_cfg = &lcd_meram_cfg,
  374. }
  375. };
  376. static struct resource lcdc_resources[] = {
  377. [0] = {
  378. .name = "LCDC",
  379. .start = 0xfe940000,
  380. .end = 0xfe943fff,
  381. .flags = IORESOURCE_MEM,
  382. },
  383. [1] = {
  384. .start = intcs_evt2irq(0x580),
  385. .flags = IORESOURCE_IRQ,
  386. },
  387. };
  388. static struct platform_device lcdc_device = {
  389. .name = "sh_mobile_lcdc_fb",
  390. .num_resources = ARRAY_SIZE(lcdc_resources),
  391. .resource = lcdc_resources,
  392. .dev = {
  393. .platform_data = &lcdc_info,
  394. .coherent_dma_mask = ~0,
  395. },
  396. };
  397. /* HDMI */
  398. static struct sh_mobile_hdmi_info hdmi_info = {
  399. .flags = HDMI_SND_SRC_SPDIF,
  400. };
  401. static struct resource hdmi_resources[] = {
  402. [0] = {
  403. .name = "HDMI",
  404. .start = 0xe6be0000,
  405. .end = 0xe6be00ff,
  406. .flags = IORESOURCE_MEM,
  407. },
  408. [1] = {
  409. /* There's also an HDMI interrupt on INTCS @ 0x18e0 */
  410. .start = evt2irq(0x17e0),
  411. .flags = IORESOURCE_IRQ,
  412. },
  413. };
  414. static struct platform_device hdmi_device = {
  415. .name = "sh-mobile-hdmi",
  416. .num_resources = ARRAY_SIZE(hdmi_resources),
  417. .resource = hdmi_resources,
  418. .id = -1,
  419. .dev = {
  420. .platform_data = &hdmi_info,
  421. },
  422. };
  423. static const struct sh_mobile_meram_cfg hdmi_meram_cfg = {
  424. .icb[0] = {
  425. .meram_size = 0x100,
  426. },
  427. .icb[1] = {
  428. .meram_size = 0x100,
  429. },
  430. };
  431. static struct sh_mobile_lcdc_info hdmi_lcdc_info = {
  432. .meram_dev = &mackerel_meram_info,
  433. .clock_source = LCDC_CLK_EXTERNAL,
  434. .ch[0] = {
  435. .chan = LCDC_CHAN_MAINLCD,
  436. .fourcc = V4L2_PIX_FMT_RGB565,
  437. .interface_type = RGB24,
  438. .clock_divider = 1,
  439. .flags = LCDC_FLAGS_DWPOL,
  440. .meram_cfg = &hdmi_meram_cfg,
  441. .tx_dev = &hdmi_device,
  442. }
  443. };
  444. static struct resource hdmi_lcdc_resources[] = {
  445. [0] = {
  446. .name = "LCDC1",
  447. .start = 0xfe944000,
  448. .end = 0xfe947fff,
  449. .flags = IORESOURCE_MEM,
  450. },
  451. [1] = {
  452. .start = intcs_evt2irq(0x1780),
  453. .flags = IORESOURCE_IRQ,
  454. },
  455. };
  456. static struct platform_device hdmi_lcdc_device = {
  457. .name = "sh_mobile_lcdc_fb",
  458. .num_resources = ARRAY_SIZE(hdmi_lcdc_resources),
  459. .resource = hdmi_lcdc_resources,
  460. .id = 1,
  461. .dev = {
  462. .platform_data = &hdmi_lcdc_info,
  463. .coherent_dma_mask = ~0,
  464. },
  465. };
  466. static struct asoc_simple_dai_init_info fsi2_hdmi_init_info = {
  467. .cpu_daifmt = SND_SOC_DAIFMT_CBM_CFM,
  468. };
  469. static struct asoc_simple_card_info fsi2_hdmi_info = {
  470. .name = "HDMI",
  471. .card = "FSI2B-HDMI",
  472. .cpu_dai = "fsib-dai",
  473. .codec = "sh-mobile-hdmi",
  474. .platform = "sh_fsi2",
  475. .codec_dai = "sh_mobile_hdmi-hifi",
  476. .init = &fsi2_hdmi_init_info,
  477. };
  478. static struct platform_device fsi_hdmi_device = {
  479. .name = "asoc-simple-card",
  480. .id = 1,
  481. .dev = {
  482. .platform_data = &fsi2_hdmi_info,
  483. },
  484. };
  485. static void __init hdmi_init_pm_clock(void)
  486. {
  487. struct clk *hdmi_ick = clk_get(&hdmi_device.dev, "ick");
  488. int ret;
  489. long rate;
  490. if (IS_ERR(hdmi_ick)) {
  491. ret = PTR_ERR(hdmi_ick);
  492. pr_err("Cannot get HDMI ICK: %d\n", ret);
  493. goto out;
  494. }
  495. ret = clk_set_parent(&sh7372_pllc2_clk, &sh7372_dv_clki_div2_clk);
  496. if (ret < 0) {
  497. pr_err("Cannot set PLLC2 parent: %d, %d users\n",
  498. ret, sh7372_pllc2_clk.usecount);
  499. goto out;
  500. }
  501. pr_debug("PLLC2 initial frequency %lu\n",
  502. clk_get_rate(&sh7372_pllc2_clk));
  503. rate = clk_round_rate(&sh7372_pllc2_clk, 594000000);
  504. if (rate < 0) {
  505. pr_err("Cannot get suitable rate: %ld\n", rate);
  506. ret = rate;
  507. goto out;
  508. }
  509. ret = clk_set_rate(&sh7372_pllc2_clk, rate);
  510. if (ret < 0) {
  511. pr_err("Cannot set rate %ld: %d\n", rate, ret);
  512. goto out;
  513. }
  514. pr_debug("PLLC2 set frequency %lu\n", rate);
  515. ret = clk_set_parent(hdmi_ick, &sh7372_pllc2_clk);
  516. if (ret < 0)
  517. pr_err("Cannot set HDMI parent: %d\n", ret);
  518. out:
  519. if (!IS_ERR(hdmi_ick))
  520. clk_put(hdmi_ick);
  521. }
  522. /* USBHS0 is connected to CN22 which takes a USB Mini-B plug
  523. *
  524. * The sh7372 SoC has IRQ7 set aside for USBHS0 hotplug,
  525. * but on this particular board IRQ7 is already used by
  526. * the touch screen. This leaves us with software polling.
  527. */
  528. #define USBHS0_POLL_INTERVAL (HZ * 5)
  529. struct usbhs_private {
  530. unsigned int usbphyaddr;
  531. unsigned int usbcrcaddr;
  532. struct renesas_usbhs_platform_info info;
  533. struct delayed_work work;
  534. struct platform_device *pdev;
  535. };
  536. #define usbhs_get_priv(pdev) \
  537. container_of(renesas_usbhs_get_info(pdev), \
  538. struct usbhs_private, info)
  539. #define usbhs_is_connected(priv) \
  540. (!((1 << 7) & __raw_readw(priv->usbcrcaddr)))
  541. static int usbhs_get_vbus(struct platform_device *pdev)
  542. {
  543. return usbhs_is_connected(usbhs_get_priv(pdev));
  544. }
  545. static void usbhs_phy_reset(struct platform_device *pdev)
  546. {
  547. struct usbhs_private *priv = usbhs_get_priv(pdev);
  548. /* init phy */
  549. __raw_writew(0x8a0a, priv->usbcrcaddr);
  550. }
  551. static int usbhs0_get_id(struct platform_device *pdev)
  552. {
  553. return USBHS_GADGET;
  554. }
  555. static void usbhs0_work_function(struct work_struct *work)
  556. {
  557. struct usbhs_private *priv = container_of(work, struct usbhs_private,
  558. work.work);
  559. renesas_usbhs_call_notify_hotplug(priv->pdev);
  560. schedule_delayed_work(&priv->work, USBHS0_POLL_INTERVAL);
  561. }
  562. static int usbhs0_hardware_init(struct platform_device *pdev)
  563. {
  564. struct usbhs_private *priv = usbhs_get_priv(pdev);
  565. priv->pdev = pdev;
  566. INIT_DELAYED_WORK(&priv->work, usbhs0_work_function);
  567. schedule_delayed_work(&priv->work, USBHS0_POLL_INTERVAL);
  568. return 0;
  569. }
  570. static void usbhs0_hardware_exit(struct platform_device *pdev)
  571. {
  572. struct usbhs_private *priv = usbhs_get_priv(pdev);
  573. cancel_delayed_work_sync(&priv->work);
  574. }
  575. static struct usbhs_private usbhs0_private = {
  576. .usbcrcaddr = 0xe605810c, /* USBCR2 */
  577. .info = {
  578. .platform_callback = {
  579. .hardware_init = usbhs0_hardware_init,
  580. .hardware_exit = usbhs0_hardware_exit,
  581. .phy_reset = usbhs_phy_reset,
  582. .get_id = usbhs0_get_id,
  583. .get_vbus = usbhs_get_vbus,
  584. },
  585. .driver_param = {
  586. .buswait_bwait = 4,
  587. .d0_tx_id = SHDMA_SLAVE_USB0_TX,
  588. .d1_rx_id = SHDMA_SLAVE_USB0_RX,
  589. },
  590. },
  591. };
  592. static struct resource usbhs0_resources[] = {
  593. [0] = {
  594. .name = "USBHS0",
  595. .start = 0xe6890000,
  596. .end = 0xe68900e6 - 1,
  597. .flags = IORESOURCE_MEM,
  598. },
  599. [1] = {
  600. .start = evt2irq(0x1ca0) /* USB0_USB0I0 */,
  601. .flags = IORESOURCE_IRQ,
  602. },
  603. };
  604. static struct platform_device usbhs0_device = {
  605. .name = "renesas_usbhs",
  606. .id = 0,
  607. .dev = {
  608. .platform_data = &usbhs0_private.info,
  609. },
  610. .num_resources = ARRAY_SIZE(usbhs0_resources),
  611. .resource = usbhs0_resources,
  612. };
  613. /* USBHS1 is connected to CN31 which takes a USB Mini-AB plug
  614. *
  615. * Use J30 to select between Host and Function. This setting
  616. * can however not be detected by software. Hotplug of USBHS1
  617. * is provided via IRQ8.
  618. *
  619. * Current USB1 works as "USB Host".
  620. * - set J30 "short"
  621. *
  622. * If you want to use it as "USB gadget",
  623. * - J30 "open"
  624. * - modify usbhs1_get_id() USBHS_HOST -> USBHS_GADGET
  625. * - add .get_vbus = usbhs_get_vbus in usbhs1_private
  626. */
  627. #define IRQ8 evt2irq(0x0300)
  628. #define USB_PHY_MODE (1 << 4)
  629. #define USB_PHY_INT_EN ((1 << 3) | (1 << 2))
  630. #define USB_PHY_ON (1 << 1)
  631. #define USB_PHY_OFF (1 << 0)
  632. #define USB_PHY_INT_CLR (USB_PHY_ON | USB_PHY_OFF)
  633. static irqreturn_t usbhs1_interrupt(int irq, void *data)
  634. {
  635. struct platform_device *pdev = data;
  636. struct usbhs_private *priv = usbhs_get_priv(pdev);
  637. dev_dbg(&pdev->dev, "%s\n", __func__);
  638. renesas_usbhs_call_notify_hotplug(pdev);
  639. /* clear status */
  640. __raw_writew(__raw_readw(priv->usbphyaddr) | USB_PHY_INT_CLR,
  641. priv->usbphyaddr);
  642. return IRQ_HANDLED;
  643. }
  644. static int usbhs1_hardware_init(struct platform_device *pdev)
  645. {
  646. struct usbhs_private *priv = usbhs_get_priv(pdev);
  647. int ret;
  648. /* clear interrupt status */
  649. __raw_writew(USB_PHY_MODE | USB_PHY_INT_CLR, priv->usbphyaddr);
  650. ret = request_irq(IRQ8, usbhs1_interrupt, IRQF_TRIGGER_HIGH,
  651. dev_name(&pdev->dev), pdev);
  652. if (ret) {
  653. dev_err(&pdev->dev, "request_irq err\n");
  654. return ret;
  655. }
  656. /* enable USB phy interrupt */
  657. __raw_writew(USB_PHY_MODE | USB_PHY_INT_EN, priv->usbphyaddr);
  658. return 0;
  659. }
  660. static void usbhs1_hardware_exit(struct platform_device *pdev)
  661. {
  662. struct usbhs_private *priv = usbhs_get_priv(pdev);
  663. /* clear interrupt status */
  664. __raw_writew(USB_PHY_MODE | USB_PHY_INT_CLR, priv->usbphyaddr);
  665. free_irq(IRQ8, pdev);
  666. }
  667. static int usbhs1_get_id(struct platform_device *pdev)
  668. {
  669. return USBHS_HOST;
  670. }
  671. static u32 usbhs1_pipe_cfg[] = {
  672. USB_ENDPOINT_XFER_CONTROL,
  673. USB_ENDPOINT_XFER_ISOC,
  674. USB_ENDPOINT_XFER_ISOC,
  675. USB_ENDPOINT_XFER_BULK,
  676. USB_ENDPOINT_XFER_BULK,
  677. USB_ENDPOINT_XFER_BULK,
  678. USB_ENDPOINT_XFER_INT,
  679. USB_ENDPOINT_XFER_INT,
  680. USB_ENDPOINT_XFER_INT,
  681. USB_ENDPOINT_XFER_BULK,
  682. USB_ENDPOINT_XFER_BULK,
  683. USB_ENDPOINT_XFER_BULK,
  684. USB_ENDPOINT_XFER_BULK,
  685. USB_ENDPOINT_XFER_BULK,
  686. USB_ENDPOINT_XFER_BULK,
  687. USB_ENDPOINT_XFER_BULK,
  688. };
  689. static struct usbhs_private usbhs1_private = {
  690. .usbphyaddr = 0xe60581e2, /* USBPHY1INTAP */
  691. .usbcrcaddr = 0xe6058130, /* USBCR4 */
  692. .info = {
  693. .platform_callback = {
  694. .hardware_init = usbhs1_hardware_init,
  695. .hardware_exit = usbhs1_hardware_exit,
  696. .get_id = usbhs1_get_id,
  697. .phy_reset = usbhs_phy_reset,
  698. },
  699. .driver_param = {
  700. .buswait_bwait = 4,
  701. .has_otg = 1,
  702. .pipe_type = usbhs1_pipe_cfg,
  703. .pipe_size = ARRAY_SIZE(usbhs1_pipe_cfg),
  704. .d0_tx_id = SHDMA_SLAVE_USB1_TX,
  705. .d1_rx_id = SHDMA_SLAVE_USB1_RX,
  706. },
  707. },
  708. };
  709. static struct resource usbhs1_resources[] = {
  710. [0] = {
  711. .name = "USBHS1",
  712. .start = 0xe68b0000,
  713. .end = 0xe68b00e6 - 1,
  714. .flags = IORESOURCE_MEM,
  715. },
  716. [1] = {
  717. .start = evt2irq(0x1ce0) /* USB1_USB1I0 */,
  718. .flags = IORESOURCE_IRQ,
  719. },
  720. };
  721. static struct platform_device usbhs1_device = {
  722. .name = "renesas_usbhs",
  723. .id = 1,
  724. .dev = {
  725. .platform_data = &usbhs1_private.info,
  726. },
  727. .num_resources = ARRAY_SIZE(usbhs1_resources),
  728. .resource = usbhs1_resources,
  729. };
  730. /* LED */
  731. static struct gpio_led mackerel_leds[] = {
  732. {
  733. .name = "led0",
  734. .gpio = GPIO_PORT0,
  735. .default_state = LEDS_GPIO_DEFSTATE_ON,
  736. },
  737. {
  738. .name = "led1",
  739. .gpio = GPIO_PORT1,
  740. .default_state = LEDS_GPIO_DEFSTATE_ON,
  741. },
  742. {
  743. .name = "led2",
  744. .gpio = GPIO_PORT2,
  745. .default_state = LEDS_GPIO_DEFSTATE_ON,
  746. },
  747. {
  748. .name = "led3",
  749. .gpio = GPIO_PORT159,
  750. .default_state = LEDS_GPIO_DEFSTATE_ON,
  751. }
  752. };
  753. static struct gpio_led_platform_data mackerel_leds_pdata = {
  754. .leds = mackerel_leds,
  755. .num_leds = ARRAY_SIZE(mackerel_leds),
  756. };
  757. static struct platform_device leds_device = {
  758. .name = "leds-gpio",
  759. .id = 0,
  760. .dev = {
  761. .platform_data = &mackerel_leds_pdata,
  762. },
  763. };
  764. /* FSI */
  765. #define IRQ_FSI evt2irq(0x1840)
  766. static int __fsi_set_round_rate(struct clk *clk, long rate, int enable)
  767. {
  768. int ret;
  769. if (rate <= 0)
  770. return 0;
  771. if (!enable) {
  772. clk_disable(clk);
  773. return 0;
  774. }
  775. ret = clk_set_rate(clk, clk_round_rate(clk, rate));
  776. if (ret < 0)
  777. return ret;
  778. return clk_enable(clk);
  779. }
  780. static int fsi_b_set_rate(struct device *dev, int rate, int enable)
  781. {
  782. struct clk *fsib_clk;
  783. struct clk *fdiv_clk = &sh7372_fsidivb_clk;
  784. long fsib_rate = 0;
  785. long fdiv_rate = 0;
  786. int ackmd_bpfmd;
  787. int ret;
  788. /* clock start */
  789. switch (rate) {
  790. case 44100:
  791. fsib_rate = rate * 256;
  792. ackmd_bpfmd = SH_FSI_ACKMD_256 | SH_FSI_BPFMD_64;
  793. break;
  794. case 48000:
  795. fsib_rate = 85428000; /* around 48kHz x 256 x 7 */
  796. fdiv_rate = rate * 256;
  797. ackmd_bpfmd = SH_FSI_ACKMD_256 | SH_FSI_BPFMD_64;
  798. break;
  799. default:
  800. pr_err("unsupported rate in FSI2 port B\n");
  801. return -EINVAL;
  802. }
  803. /* FSI B setting */
  804. fsib_clk = clk_get(dev, "ickb");
  805. if (IS_ERR(fsib_clk))
  806. return -EIO;
  807. /* fsib */
  808. ret = __fsi_set_round_rate(fsib_clk, fsib_rate, enable);
  809. if (ret < 0)
  810. goto fsi_set_rate_end;
  811. /* FSI DIV */
  812. ret = __fsi_set_round_rate(fdiv_clk, fdiv_rate, enable);
  813. if (ret < 0) {
  814. /* disable FSI B */
  815. if (enable)
  816. __fsi_set_round_rate(fsib_clk, fsib_rate, 0);
  817. goto fsi_set_rate_end;
  818. }
  819. ret = ackmd_bpfmd;
  820. fsi_set_rate_end:
  821. clk_put(fsib_clk);
  822. return ret;
  823. }
  824. static struct sh_fsi_platform_info fsi_info = {
  825. .port_a = {
  826. .flags = SH_FSI_BRS_INV,
  827. .tx_id = SHDMA_SLAVE_FSIA_TX,
  828. .rx_id = SHDMA_SLAVE_FSIA_RX,
  829. },
  830. .port_b = {
  831. .flags = SH_FSI_BRS_INV |
  832. SH_FSI_BRM_INV |
  833. SH_FSI_LRS_INV |
  834. SH_FSI_FMT_SPDIF,
  835. .set_rate = fsi_b_set_rate,
  836. }
  837. };
  838. static struct resource fsi_resources[] = {
  839. [0] = {
  840. /* we need 0xFE1F0000 to access DMA
  841. * instead of 0xFE3C0000 */
  842. .name = "FSI",
  843. .start = 0xFE1F0000,
  844. .end = 0xFE1F0400 - 1,
  845. .flags = IORESOURCE_MEM,
  846. },
  847. [1] = {
  848. .start = IRQ_FSI,
  849. .flags = IORESOURCE_IRQ,
  850. },
  851. };
  852. static struct platform_device fsi_device = {
  853. .name = "sh_fsi2",
  854. .id = -1,
  855. .num_resources = ARRAY_SIZE(fsi_resources),
  856. .resource = fsi_resources,
  857. .dev = {
  858. .platform_data = &fsi_info,
  859. },
  860. };
  861. static struct asoc_simple_dai_init_info fsi2_ak4643_init_info = {
  862. .fmt = SND_SOC_DAIFMT_LEFT_J,
  863. .codec_daifmt = SND_SOC_DAIFMT_CBM_CFM,
  864. .cpu_daifmt = SND_SOC_DAIFMT_CBS_CFS,
  865. .sysclk = 11289600,
  866. };
  867. static struct asoc_simple_card_info fsi2_ak4643_info = {
  868. .name = "AK4643",
  869. .card = "FSI2A-AK4643",
  870. .cpu_dai = "fsia-dai",
  871. .codec = "ak4642-codec.0-0013",
  872. .platform = "sh_fsi2",
  873. .codec_dai = "ak4642-hifi",
  874. .init = &fsi2_ak4643_init_info,
  875. };
  876. static struct platform_device fsi_ak4643_device = {
  877. .name = "asoc-simple-card",
  878. .dev = {
  879. .platform_data = &fsi2_ak4643_info,
  880. },
  881. };
  882. /* FLCTL */
  883. static struct mtd_partition nand_partition_info[] = {
  884. {
  885. .name = "system",
  886. .offset = 0,
  887. .size = 128 * 1024 * 1024,
  888. },
  889. {
  890. .name = "userdata",
  891. .offset = MTDPART_OFS_APPEND,
  892. .size = 256 * 1024 * 1024,
  893. },
  894. {
  895. .name = "cache",
  896. .offset = MTDPART_OFS_APPEND,
  897. .size = 128 * 1024 * 1024,
  898. },
  899. };
  900. static struct resource nand_flash_resources[] = {
  901. [0] = {
  902. .start = 0xe6a30000,
  903. .end = 0xe6a3009b,
  904. .flags = IORESOURCE_MEM,
  905. }
  906. };
  907. static struct sh_flctl_platform_data nand_flash_data = {
  908. .parts = nand_partition_info,
  909. .nr_parts = ARRAY_SIZE(nand_partition_info),
  910. .flcmncr_val = CLK_16B_12L_4H | TYPESEL_SET
  911. | SHBUSSEL | SEL_16BIT | SNAND_E,
  912. .use_holden = 1,
  913. };
  914. static struct platform_device nand_flash_device = {
  915. .name = "sh_flctl",
  916. .resource = nand_flash_resources,
  917. .num_resources = ARRAY_SIZE(nand_flash_resources),
  918. .dev = {
  919. .platform_data = &nand_flash_data,
  920. },
  921. };
  922. /*
  923. * The card detect pin of the top SD/MMC slot (CN7) is active low and is
  924. * connected to GPIO A22 of SH7372 (GPIO_PORT41).
  925. */
  926. static int slot_cn7_get_cd(struct platform_device *pdev)
  927. {
  928. return !gpio_get_value(GPIO_PORT41);
  929. }
  930. /* SDHI0 */
  931. static struct sh_mobile_sdhi_info sdhi0_info = {
  932. .dma_slave_tx = SHDMA_SLAVE_SDHI0_TX,
  933. .dma_slave_rx = SHDMA_SLAVE_SDHI0_RX,
  934. .tmio_flags = TMIO_MMC_USE_GPIO_CD,
  935. .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ,
  936. .cd_gpio = GPIO_PORT172,
  937. };
  938. static struct resource sdhi0_resources[] = {
  939. [0] = {
  940. .name = "SDHI0",
  941. .start = 0xe6850000,
  942. .end = 0xe68500ff,
  943. .flags = IORESOURCE_MEM,
  944. },
  945. [1] = {
  946. .start = evt2irq(0x0e00) /* SDHI0_SDHI0I0 */,
  947. .flags = IORESOURCE_IRQ,
  948. },
  949. [2] = {
  950. .start = evt2irq(0x0e20) /* SDHI0_SDHI0I1 */,
  951. .flags = IORESOURCE_IRQ,
  952. },
  953. [3] = {
  954. .start = evt2irq(0x0e40) /* SDHI0_SDHI0I2 */,
  955. .flags = IORESOURCE_IRQ,
  956. },
  957. };
  958. static struct platform_device sdhi0_device = {
  959. .name = "sh_mobile_sdhi",
  960. .num_resources = ARRAY_SIZE(sdhi0_resources),
  961. .resource = sdhi0_resources,
  962. .id = 0,
  963. .dev = {
  964. .platform_data = &sdhi0_info,
  965. },
  966. };
  967. #if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
  968. /* SDHI1 */
  969. static struct sh_mobile_sdhi_info sdhi1_info = {
  970. .dma_slave_tx = SHDMA_SLAVE_SDHI1_TX,
  971. .dma_slave_rx = SHDMA_SLAVE_SDHI1_RX,
  972. .tmio_ocr_mask = MMC_VDD_165_195,
  973. .tmio_flags = TMIO_MMC_WRPROTECT_DISABLE,
  974. .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ |
  975. MMC_CAP_NEEDS_POLL,
  976. .get_cd = slot_cn7_get_cd,
  977. };
  978. static struct resource sdhi1_resources[] = {
  979. [0] = {
  980. .name = "SDHI1",
  981. .start = 0xe6860000,
  982. .end = 0xe68600ff,
  983. .flags = IORESOURCE_MEM,
  984. },
  985. [1] = {
  986. .name = SH_MOBILE_SDHI_IRQ_CARD_DETECT,
  987. .start = evt2irq(0x0e80), /* SDHI1_SDHI1I0 */
  988. .flags = IORESOURCE_IRQ,
  989. },
  990. [2] = {
  991. .name = SH_MOBILE_SDHI_IRQ_SDCARD,
  992. .start = evt2irq(0x0ea0), /* SDHI1_SDHI1I1 */
  993. .flags = IORESOURCE_IRQ,
  994. },
  995. [3] = {
  996. .name = SH_MOBILE_SDHI_IRQ_SDIO,
  997. .start = evt2irq(0x0ec0), /* SDHI1_SDHI1I2 */
  998. .flags = IORESOURCE_IRQ,
  999. },
  1000. };
  1001. static struct platform_device sdhi1_device = {
  1002. .name = "sh_mobile_sdhi",
  1003. .num_resources = ARRAY_SIZE(sdhi1_resources),
  1004. .resource = sdhi1_resources,
  1005. .id = 1,
  1006. .dev = {
  1007. .platform_data = &sdhi1_info,
  1008. },
  1009. };
  1010. #endif
  1011. /*
  1012. * The card detect pin of the top SD/MMC slot (CN23) is active low and is
  1013. * connected to GPIO SCIFB_SCK of SH7372 (GPIO_PORT162).
  1014. */
  1015. static int slot_cn23_get_cd(struct platform_device *pdev)
  1016. {
  1017. return !gpio_get_value(GPIO_PORT162);
  1018. }
  1019. /* SDHI2 */
  1020. static struct sh_mobile_sdhi_info sdhi2_info = {
  1021. .dma_slave_tx = SHDMA_SLAVE_SDHI2_TX,
  1022. .dma_slave_rx = SHDMA_SLAVE_SDHI2_RX,
  1023. .tmio_flags = TMIO_MMC_WRPROTECT_DISABLE,
  1024. .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ |
  1025. MMC_CAP_NEEDS_POLL,
  1026. .get_cd = slot_cn23_get_cd,
  1027. };
  1028. static struct resource sdhi2_resources[] = {
  1029. [0] = {
  1030. .name = "SDHI2",
  1031. .start = 0xe6870000,
  1032. .end = 0xe68700ff,
  1033. .flags = IORESOURCE_MEM,
  1034. },
  1035. [1] = {
  1036. .name = SH_MOBILE_SDHI_IRQ_CARD_DETECT,
  1037. .start = evt2irq(0x1200), /* SDHI2_SDHI2I0 */
  1038. .flags = IORESOURCE_IRQ,
  1039. },
  1040. [2] = {
  1041. .name = SH_MOBILE_SDHI_IRQ_SDCARD,
  1042. .start = evt2irq(0x1220), /* SDHI2_SDHI2I1 */
  1043. .flags = IORESOURCE_IRQ,
  1044. },
  1045. [3] = {
  1046. .name = SH_MOBILE_SDHI_IRQ_SDIO,
  1047. .start = evt2irq(0x1240), /* SDHI2_SDHI2I2 */
  1048. .flags = IORESOURCE_IRQ,
  1049. },
  1050. };
  1051. static struct platform_device sdhi2_device = {
  1052. .name = "sh_mobile_sdhi",
  1053. .num_resources = ARRAY_SIZE(sdhi2_resources),
  1054. .resource = sdhi2_resources,
  1055. .id = 2,
  1056. .dev = {
  1057. .platform_data = &sdhi2_info,
  1058. },
  1059. };
  1060. /* SH_MMCIF */
  1061. static struct resource sh_mmcif_resources[] = {
  1062. [0] = {
  1063. .name = "MMCIF",
  1064. .start = 0xE6BD0000,
  1065. .end = 0xE6BD00FF,
  1066. .flags = IORESOURCE_MEM,
  1067. },
  1068. [1] = {
  1069. /* MMC ERR */
  1070. .start = evt2irq(0x1ac0),
  1071. .flags = IORESOURCE_IRQ,
  1072. },
  1073. [2] = {
  1074. /* MMC NOR */
  1075. .start = evt2irq(0x1ae0),
  1076. .flags = IORESOURCE_IRQ,
  1077. },
  1078. };
  1079. static struct sh_mmcif_plat_data sh_mmcif_plat = {
  1080. .sup_pclk = 0,
  1081. .ocr = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
  1082. .caps = MMC_CAP_4_BIT_DATA |
  1083. MMC_CAP_8_BIT_DATA |
  1084. MMC_CAP_NEEDS_POLL,
  1085. .get_cd = slot_cn7_get_cd,
  1086. .slave_id_tx = SHDMA_SLAVE_MMCIF_TX,
  1087. .slave_id_rx = SHDMA_SLAVE_MMCIF_RX,
  1088. };
  1089. static struct platform_device sh_mmcif_device = {
  1090. .name = "sh_mmcif",
  1091. .id = 0,
  1092. .dev = {
  1093. .dma_mask = NULL,
  1094. .coherent_dma_mask = 0xffffffff,
  1095. .platform_data = &sh_mmcif_plat,
  1096. },
  1097. .num_resources = ARRAY_SIZE(sh_mmcif_resources),
  1098. .resource = sh_mmcif_resources,
  1099. };
  1100. static int mackerel_camera_add(struct soc_camera_device *icd);
  1101. static void mackerel_camera_del(struct soc_camera_device *icd);
  1102. static int camera_set_capture(struct soc_camera_platform_info *info,
  1103. int enable)
  1104. {
  1105. return 0; /* camera sensor always enabled */
  1106. }
  1107. static struct soc_camera_platform_info camera_info = {
  1108. .format_name = "UYVY",
  1109. .format_depth = 16,
  1110. .format = {
  1111. .code = V4L2_MBUS_FMT_UYVY8_2X8,
  1112. .colorspace = V4L2_COLORSPACE_SMPTE170M,
  1113. .field = V4L2_FIELD_NONE,
  1114. .width = 640,
  1115. .height = 480,
  1116. },
  1117. .mbus_param = V4L2_MBUS_PCLK_SAMPLE_RISING | V4L2_MBUS_MASTER |
  1118. V4L2_MBUS_VSYNC_ACTIVE_HIGH | V4L2_MBUS_HSYNC_ACTIVE_HIGH |
  1119. V4L2_MBUS_DATA_ACTIVE_HIGH,
  1120. .mbus_type = V4L2_MBUS_PARALLEL,
  1121. .set_capture = camera_set_capture,
  1122. };
  1123. static struct soc_camera_link camera_link = {
  1124. .bus_id = 0,
  1125. .add_device = mackerel_camera_add,
  1126. .del_device = mackerel_camera_del,
  1127. .module_name = "soc_camera_platform",
  1128. .priv = &camera_info,
  1129. };
  1130. static struct platform_device *camera_device;
  1131. static void mackerel_camera_release(struct device *dev)
  1132. {
  1133. soc_camera_platform_release(&camera_device);
  1134. }
  1135. static int mackerel_camera_add(struct soc_camera_device *icd)
  1136. {
  1137. return soc_camera_platform_add(icd, &camera_device, &camera_link,
  1138. mackerel_camera_release, 0);
  1139. }
  1140. static void mackerel_camera_del(struct soc_camera_device *icd)
  1141. {
  1142. soc_camera_platform_del(icd, camera_device, &camera_link);
  1143. }
  1144. static struct sh_mobile_ceu_info sh_mobile_ceu_info = {
  1145. .flags = SH_CEU_FLAG_USE_8BIT_BUS,
  1146. .max_width = 8188,
  1147. .max_height = 8188,
  1148. };
  1149. static struct resource ceu_resources[] = {
  1150. [0] = {
  1151. .name = "CEU",
  1152. .start = 0xfe910000,
  1153. .end = 0xfe91009f,
  1154. .flags = IORESOURCE_MEM,
  1155. },
  1156. [1] = {
  1157. .start = intcs_evt2irq(0x880),
  1158. .flags = IORESOURCE_IRQ,
  1159. },
  1160. [2] = {
  1161. /* place holder for contiguous memory */
  1162. },
  1163. };
  1164. static struct platform_device ceu_device = {
  1165. .name = "sh_mobile_ceu",
  1166. .id = 0, /* "ceu0" clock */
  1167. .num_resources = ARRAY_SIZE(ceu_resources),
  1168. .resource = ceu_resources,
  1169. .dev = {
  1170. .platform_data = &sh_mobile_ceu_info,
  1171. .coherent_dma_mask = 0xffffffff,
  1172. },
  1173. };
  1174. static struct platform_device mackerel_camera = {
  1175. .name = "soc-camera-pdrv",
  1176. .id = 0,
  1177. .dev = {
  1178. .platform_data = &camera_link,
  1179. },
  1180. };
  1181. static struct platform_device *mackerel_devices[] __initdata = {
  1182. &nor_flash_device,
  1183. &smc911x_device,
  1184. &lcdc_device,
  1185. &usbhs1_device,
  1186. &usbhs0_device,
  1187. &leds_device,
  1188. &fsi_device,
  1189. &fsi_ak4643_device,
  1190. &fsi_hdmi_device,
  1191. &nand_flash_device,
  1192. &sdhi0_device,
  1193. #if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
  1194. &sdhi1_device,
  1195. #endif
  1196. &sdhi2_device,
  1197. &sh_mmcif_device,
  1198. &ceu_device,
  1199. &mackerel_camera,
  1200. &hdmi_device,
  1201. &hdmi_lcdc_device,
  1202. &meram_device,
  1203. };
  1204. /* Keypad Initialization */
  1205. #define KEYPAD_BUTTON(ev_type, ev_code, act_low) \
  1206. { \
  1207. .type = ev_type, \
  1208. .code = ev_code, \
  1209. .active_low = act_low, \
  1210. }
  1211. #define KEYPAD_BUTTON_LOW(event_code) KEYPAD_BUTTON(EV_KEY, event_code, 1)
  1212. static struct tca6416_button mackerel_gpio_keys[] = {
  1213. KEYPAD_BUTTON_LOW(KEY_HOME),
  1214. KEYPAD_BUTTON_LOW(KEY_MENU),
  1215. KEYPAD_BUTTON_LOW(KEY_BACK),
  1216. KEYPAD_BUTTON_LOW(KEY_POWER),
  1217. };
  1218. static struct tca6416_keys_platform_data mackerel_tca6416_keys_info = {
  1219. .buttons = mackerel_gpio_keys,
  1220. .nbuttons = ARRAY_SIZE(mackerel_gpio_keys),
  1221. .rep = 1,
  1222. .use_polling = 0,
  1223. .pinmask = 0x000F,
  1224. };
  1225. /* I2C */
  1226. #define IRQ7 evt2irq(0x02e0)
  1227. #define IRQ9 evt2irq(0x0320)
  1228. static struct i2c_board_info i2c0_devices[] = {
  1229. {
  1230. I2C_BOARD_INFO("ak4643", 0x13),
  1231. },
  1232. /* Keypad */
  1233. {
  1234. I2C_BOARD_INFO("tca6408-keys", 0x20),
  1235. .platform_data = &mackerel_tca6416_keys_info,
  1236. .irq = IRQ9,
  1237. },
  1238. /* Touchscreen */
  1239. {
  1240. I2C_BOARD_INFO("st1232-ts", 0x55),
  1241. .irq = IRQ7,
  1242. },
  1243. };
  1244. #define IRQ21 evt2irq(0x32a0)
  1245. static struct i2c_board_info i2c1_devices[] = {
  1246. /* Accelerometer */
  1247. {
  1248. I2C_BOARD_INFO("adxl34x", 0x53),
  1249. .irq = IRQ21,
  1250. },
  1251. };
  1252. #define GPIO_PORT9CR 0xE6051009
  1253. #define GPIO_PORT10CR 0xE605100A
  1254. #define GPIO_PORT167CR 0xE60520A7
  1255. #define GPIO_PORT168CR 0xE60520A8
  1256. #define SRCR4 0xe61580bc
  1257. #define USCCR1 0xE6058144
  1258. static void __init mackerel_init(void)
  1259. {
  1260. u32 srcr4;
  1261. struct clk *clk;
  1262. regulator_register_always_on(0, "fixed-1.8V", fixed1v8_power_consumers,
  1263. ARRAY_SIZE(fixed1v8_power_consumers), 1800000);
  1264. regulator_register_always_on(1, "fixed-3.3V", fixed3v3_power_consumers,
  1265. ARRAY_SIZE(fixed3v3_power_consumers), 3300000);
  1266. regulator_register_fixed(2, dummy_supplies, ARRAY_SIZE(dummy_supplies));
  1267. /* External clock source */
  1268. clk_set_rate(&sh7372_dv_clki_clk, 27000000);
  1269. sh7372_pinmux_init();
  1270. /* enable SCIFA0 */
  1271. gpio_request(GPIO_FN_SCIFA0_TXD, NULL);
  1272. gpio_request(GPIO_FN_SCIFA0_RXD, NULL);
  1273. /* enable SMSC911X */
  1274. gpio_request(GPIO_FN_CS5A, NULL);
  1275. gpio_request(GPIO_FN_IRQ6_39, NULL);
  1276. /* LCDC */
  1277. gpio_request(GPIO_FN_LCDD23, NULL);
  1278. gpio_request(GPIO_FN_LCDD22, NULL);
  1279. gpio_request(GPIO_FN_LCDD21, NULL);
  1280. gpio_request(GPIO_FN_LCDD20, NULL);
  1281. gpio_request(GPIO_FN_LCDD19, NULL);
  1282. gpio_request(GPIO_FN_LCDD18, NULL);
  1283. gpio_request(GPIO_FN_LCDD17, NULL);
  1284. gpio_request(GPIO_FN_LCDD16, NULL);
  1285. gpio_request(GPIO_FN_LCDD15, NULL);
  1286. gpio_request(GPIO_FN_LCDD14, NULL);
  1287. gpio_request(GPIO_FN_LCDD13, NULL);
  1288. gpio_request(GPIO_FN_LCDD12, NULL);
  1289. gpio_request(GPIO_FN_LCDD11, NULL);
  1290. gpio_request(GPIO_FN_LCDD10, NULL);
  1291. gpio_request(GPIO_FN_LCDD9, NULL);
  1292. gpio_request(GPIO_FN_LCDD8, NULL);
  1293. gpio_request(GPIO_FN_LCDD7, NULL);
  1294. gpio_request(GPIO_FN_LCDD6, NULL);
  1295. gpio_request(GPIO_FN_LCDD5, NULL);
  1296. gpio_request(GPIO_FN_LCDD4, NULL);
  1297. gpio_request(GPIO_FN_LCDD3, NULL);
  1298. gpio_request(GPIO_FN_LCDD2, NULL);
  1299. gpio_request(GPIO_FN_LCDD1, NULL);
  1300. gpio_request(GPIO_FN_LCDD0, NULL);
  1301. gpio_request(GPIO_FN_LCDDISP, NULL);
  1302. gpio_request(GPIO_FN_LCDDCK, NULL);
  1303. gpio_request(GPIO_PORT31, NULL); /* backlight */
  1304. gpio_direction_output(GPIO_PORT31, 0); /* off by default */
  1305. gpio_request(GPIO_PORT151, NULL); /* LCDDON */
  1306. gpio_direction_output(GPIO_PORT151, 1);
  1307. /* USBHS0 */
  1308. gpio_request(GPIO_FN_VBUS0_0, NULL);
  1309. gpio_request_pulldown(GPIO_PORT168CR); /* VBUS0_0 pull down */
  1310. /* USBHS1 */
  1311. gpio_request(GPIO_FN_VBUS0_1, NULL);
  1312. gpio_request_pulldown(GPIO_PORT167CR); /* VBUS0_1 pull down */
  1313. gpio_request(GPIO_FN_IDIN_1_113, NULL);
  1314. /* enable FSI2 port A (ak4643) */
  1315. gpio_request(GPIO_FN_FSIAIBT, NULL);
  1316. gpio_request(GPIO_FN_FSIAILR, NULL);
  1317. gpio_request(GPIO_FN_FSIAISLD, NULL);
  1318. gpio_request(GPIO_FN_FSIAOSLD, NULL);
  1319. gpio_request(GPIO_PORT161, NULL);
  1320. gpio_direction_output(GPIO_PORT161, 0); /* slave */
  1321. gpio_request(GPIO_PORT9, NULL);
  1322. gpio_request(GPIO_PORT10, NULL);
  1323. gpio_direction_none(GPIO_PORT9CR); /* FSIAOBT needs no direction */
  1324. gpio_direction_none(GPIO_PORT10CR); /* FSIAOLR needs no direction */
  1325. intc_set_priority(IRQ_FSI, 3); /* irq priority FSI(3) > SMSC911X(2) */
  1326. /* setup FSI2 port B (HDMI) */
  1327. gpio_request(GPIO_FN_FSIBCK, NULL);
  1328. __raw_writew(__raw_readw(USCCR1) & ~(1 << 6), USCCR1); /* use SPDIF */
  1329. /* set SPU2 clock to 119.6 MHz */
  1330. clk = clk_get(NULL, "spu_clk");
  1331. if (!IS_ERR(clk)) {
  1332. clk_set_rate(clk, clk_round_rate(clk, 119600000));
  1333. clk_put(clk);
  1334. }
  1335. /* enable Keypad */
  1336. gpio_request(GPIO_FN_IRQ9_42, NULL);
  1337. irq_set_irq_type(IRQ9, IRQ_TYPE_LEVEL_HIGH);
  1338. /* enable Touchscreen */
  1339. gpio_request(GPIO_FN_IRQ7_40, NULL);
  1340. irq_set_irq_type(IRQ7, IRQ_TYPE_LEVEL_LOW);
  1341. /* enable Accelerometer */
  1342. gpio_request(GPIO_FN_IRQ21, NULL);
  1343. irq_set_irq_type(IRQ21, IRQ_TYPE_LEVEL_HIGH);
  1344. /* enable SDHI0 */
  1345. gpio_request(GPIO_FN_SDHIWP0, NULL);
  1346. gpio_request(GPIO_FN_SDHICMD0, NULL);
  1347. gpio_request(GPIO_FN_SDHICLK0, NULL);
  1348. gpio_request(GPIO_FN_SDHID0_3, NULL);
  1349. gpio_request(GPIO_FN_SDHID0_2, NULL);
  1350. gpio_request(GPIO_FN_SDHID0_1, NULL);
  1351. gpio_request(GPIO_FN_SDHID0_0, NULL);
  1352. /* SDHI0 PORT172 card-detect IRQ26 */
  1353. gpio_request(GPIO_FN_IRQ26_172, NULL);
  1354. #if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
  1355. /* enable SDHI1 */
  1356. gpio_request(GPIO_FN_SDHICMD1, NULL);
  1357. gpio_request(GPIO_FN_SDHICLK1, NULL);
  1358. gpio_request(GPIO_FN_SDHID1_3, NULL);
  1359. gpio_request(GPIO_FN_SDHID1_2, NULL);
  1360. gpio_request(GPIO_FN_SDHID1_1, NULL);
  1361. gpio_request(GPIO_FN_SDHID1_0, NULL);
  1362. #endif
  1363. /* card detect pin for MMC slot (CN7) */
  1364. gpio_request(GPIO_PORT41, NULL);
  1365. gpio_direction_input(GPIO_PORT41);
  1366. /* enable SDHI2 */
  1367. gpio_request(GPIO_FN_SDHICMD2, NULL);
  1368. gpio_request(GPIO_FN_SDHICLK2, NULL);
  1369. gpio_request(GPIO_FN_SDHID2_3, NULL);
  1370. gpio_request(GPIO_FN_SDHID2_2, NULL);
  1371. gpio_request(GPIO_FN_SDHID2_1, NULL);
  1372. gpio_request(GPIO_FN_SDHID2_0, NULL);
  1373. /* card detect pin for microSD slot (CN23) */
  1374. gpio_request(GPIO_PORT162, NULL);
  1375. gpio_direction_input(GPIO_PORT162);
  1376. /* MMCIF */
  1377. gpio_request(GPIO_FN_MMCD0_0, NULL);
  1378. gpio_request(GPIO_FN_MMCD0_1, NULL);
  1379. gpio_request(GPIO_FN_MMCD0_2, NULL);
  1380. gpio_request(GPIO_FN_MMCD0_3, NULL);
  1381. gpio_request(GPIO_FN_MMCD0_4, NULL);
  1382. gpio_request(GPIO_FN_MMCD0_5, NULL);
  1383. gpio_request(GPIO_FN_MMCD0_6, NULL);
  1384. gpio_request(GPIO_FN_MMCD0_7, NULL);
  1385. gpio_request(GPIO_FN_MMCCMD0, NULL);
  1386. gpio_request(GPIO_FN_MMCCLK0, NULL);
  1387. /* FLCTL */
  1388. gpio_request(GPIO_FN_D0_NAF0, NULL);
  1389. gpio_request(GPIO_FN_D1_NAF1, NULL);
  1390. gpio_request(GPIO_FN_D2_NAF2, NULL);
  1391. gpio_request(GPIO_FN_D3_NAF3, NULL);
  1392. gpio_request(GPIO_FN_D4_NAF4, NULL);
  1393. gpio_request(GPIO_FN_D5_NAF5, NULL);
  1394. gpio_request(GPIO_FN_D6_NAF6, NULL);
  1395. gpio_request(GPIO_FN_D7_NAF7, NULL);
  1396. gpio_request(GPIO_FN_D8_NAF8, NULL);
  1397. gpio_request(GPIO_FN_D9_NAF9, NULL);
  1398. gpio_request(GPIO_FN_D10_NAF10, NULL);
  1399. gpio_request(GPIO_FN_D11_NAF11, NULL);
  1400. gpio_request(GPIO_FN_D12_NAF12, NULL);
  1401. gpio_request(GPIO_FN_D13_NAF13, NULL);
  1402. gpio_request(GPIO_FN_D14_NAF14, NULL);
  1403. gpio_request(GPIO_FN_D15_NAF15, NULL);
  1404. gpio_request(GPIO_FN_FCE0, NULL);
  1405. gpio_request(GPIO_FN_WE0_FWE, NULL);
  1406. gpio_request(GPIO_FN_FRB, NULL);
  1407. gpio_request(GPIO_FN_A4_FOE, NULL);
  1408. gpio_request(GPIO_FN_A5_FCDE, NULL);
  1409. gpio_request(GPIO_FN_RD_FSC, NULL);
  1410. /* enable GPS module (GT-720F) */
  1411. gpio_request(GPIO_FN_SCIFA2_TXD1, NULL);
  1412. gpio_request(GPIO_FN_SCIFA2_RXD1, NULL);
  1413. /* CEU */
  1414. gpio_request(GPIO_FN_VIO_CLK, NULL);
  1415. gpio_request(GPIO_FN_VIO_VD, NULL);
  1416. gpio_request(GPIO_FN_VIO_HD, NULL);
  1417. gpio_request(GPIO_FN_VIO_FIELD, NULL);
  1418. gpio_request(GPIO_FN_VIO_CKO, NULL);
  1419. gpio_request(GPIO_FN_VIO_D7, NULL);
  1420. gpio_request(GPIO_FN_VIO_D6, NULL);
  1421. gpio_request(GPIO_FN_VIO_D5, NULL);
  1422. gpio_request(GPIO_FN_VIO_D4, NULL);
  1423. gpio_request(GPIO_FN_VIO_D3, NULL);
  1424. gpio_request(GPIO_FN_VIO_D2, NULL);
  1425. gpio_request(GPIO_FN_VIO_D1, NULL);
  1426. gpio_request(GPIO_FN_VIO_D0, NULL);
  1427. /* HDMI */
  1428. gpio_request(GPIO_FN_HDMI_HPD, NULL);
  1429. gpio_request(GPIO_FN_HDMI_CEC, NULL);
  1430. /* Reset HDMI, must be held at least one EXTALR (32768Hz) period */
  1431. srcr4 = __raw_readl(SRCR4);
  1432. __raw_writel(srcr4 | (1 << 13), SRCR4);
  1433. udelay(50);
  1434. __raw_writel(srcr4 & ~(1 << 13), SRCR4);
  1435. i2c_register_board_info(0, i2c0_devices,
  1436. ARRAY_SIZE(i2c0_devices));
  1437. i2c_register_board_info(1, i2c1_devices,
  1438. ARRAY_SIZE(i2c1_devices));
  1439. sh7372_add_standard_devices();
  1440. platform_add_devices(mackerel_devices, ARRAY_SIZE(mackerel_devices));
  1441. rmobile_add_device_to_domain(&sh7372_pd_a4lc, &lcdc_device);
  1442. rmobile_add_device_to_domain(&sh7372_pd_a4lc, &hdmi_lcdc_device);
  1443. rmobile_add_device_to_domain(&sh7372_pd_a4lc, &meram_device);
  1444. rmobile_add_device_to_domain(&sh7372_pd_a4mp, &fsi_device);
  1445. rmobile_add_device_to_domain(&sh7372_pd_a3sp, &usbhs0_device);
  1446. rmobile_add_device_to_domain(&sh7372_pd_a3sp, &usbhs1_device);
  1447. rmobile_add_device_to_domain(&sh7372_pd_a3sp, &nand_flash_device);
  1448. rmobile_add_device_to_domain(&sh7372_pd_a3sp, &sh_mmcif_device);
  1449. rmobile_add_device_to_domain(&sh7372_pd_a3sp, &sdhi0_device);
  1450. #if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
  1451. rmobile_add_device_to_domain(&sh7372_pd_a3sp, &sdhi1_device);
  1452. #endif
  1453. rmobile_add_device_to_domain(&sh7372_pd_a3sp, &sdhi2_device);
  1454. rmobile_add_device_to_domain(&sh7372_pd_a4r, &ceu_device);
  1455. hdmi_init_pm_clock();
  1456. sh7372_pm_init();
  1457. pm_clk_add(&fsi_device.dev, "spu2");
  1458. pm_clk_add(&hdmi_lcdc_device.dev, "hdmi");
  1459. }
  1460. MACHINE_START(MACKEREL, "mackerel")
  1461. .map_io = sh7372_map_io,
  1462. .init_early = sh7372_add_early_devices,
  1463. .init_irq = sh7372_init_irq,
  1464. .handle_irq = shmobile_handle_irq_intc,
  1465. .init_machine = mackerel_init,
  1466. .init_late = shmobile_init_late,
  1467. .timer = &shmobile_timer,
  1468. MACHINE_END