mach-smdk6410.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710
  1. /* linux/arch/arm/mach-s3c64xx/mach-smdk6410.c
  2. *
  3. * Copyright 2008 Openmoko, Inc.
  4. * Copyright 2008 Simtec Electronics
  5. * Ben Dooks <ben@simtec.co.uk>
  6. * http://armlinux.simtec.co.uk/
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/types.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/list.h>
  17. #include <linux/timer.h>
  18. #include <linux/init.h>
  19. #include <linux/input.h>
  20. #include <linux/serial_core.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/io.h>
  23. #include <linux/i2c.h>
  24. #include <linux/leds.h>
  25. #include <linux/fb.h>
  26. #include <linux/gpio.h>
  27. #include <linux/delay.h>
  28. #include <linux/smsc911x.h>
  29. #include <linux/regulator/fixed.h>
  30. #include <linux/regulator/machine.h>
  31. #include <linux/pwm_backlight.h>
  32. #include <linux/platform_data/s3c-hsotg.h>
  33. #ifdef CONFIG_SMDK6410_WM1190_EV1
  34. #include <linux/mfd/wm8350/core.h>
  35. #include <linux/mfd/wm8350/pmic.h>
  36. #endif
  37. #ifdef CONFIG_SMDK6410_WM1192_EV1
  38. #include <linux/mfd/wm831x/core.h>
  39. #include <linux/mfd/wm831x/pdata.h>
  40. #endif
  41. #include <video/platform_lcd.h>
  42. #include <asm/hardware/vic.h>
  43. #include <asm/mach/arch.h>
  44. #include <asm/mach/map.h>
  45. #include <asm/mach/irq.h>
  46. #include <mach/hardware.h>
  47. #include <mach/map.h>
  48. #include <asm/irq.h>
  49. #include <asm/mach-types.h>
  50. #include <plat/regs-serial.h>
  51. #include <mach/regs-modem.h>
  52. #include <mach/regs-gpio.h>
  53. #include <mach/regs-sys.h>
  54. #include <mach/regs-srom.h>
  55. #include <plat/ata.h>
  56. #include <plat/iic.h>
  57. #include <plat/fb.h>
  58. #include <plat/gpio-cfg.h>
  59. #include <plat/clock.h>
  60. #include <plat/devs.h>
  61. #include <plat/cpu.h>
  62. #include <plat/adc.h>
  63. #include <plat/ts.h>
  64. #include <plat/keypad.h>
  65. #include <plat/backlight.h>
  66. #include <plat/regs-fb-v4.h>
  67. #include "common.h"
  68. #define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
  69. #define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
  70. #define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
  71. static struct s3c2410_uartcfg smdk6410_uartcfgs[] __initdata = {
  72. [0] = {
  73. .hwport = 0,
  74. .flags = 0,
  75. .ucon = UCON,
  76. .ulcon = ULCON,
  77. .ufcon = UFCON,
  78. },
  79. [1] = {
  80. .hwport = 1,
  81. .flags = 0,
  82. .ucon = UCON,
  83. .ulcon = ULCON,
  84. .ufcon = UFCON,
  85. },
  86. [2] = {
  87. .hwport = 2,
  88. .flags = 0,
  89. .ucon = UCON,
  90. .ulcon = ULCON,
  91. .ufcon = UFCON,
  92. },
  93. [3] = {
  94. .hwport = 3,
  95. .flags = 0,
  96. .ucon = UCON,
  97. .ulcon = ULCON,
  98. .ufcon = UFCON,
  99. },
  100. };
  101. /* framebuffer and LCD setup. */
  102. /* GPF15 = LCD backlight control
  103. * GPF13 => Panel power
  104. * GPN5 = LCD nRESET signal
  105. * PWM_TOUT1 => backlight brightness
  106. */
  107. static void smdk6410_lcd_power_set(struct plat_lcd_data *pd,
  108. unsigned int power)
  109. {
  110. if (power) {
  111. gpio_direction_output(S3C64XX_GPF(13), 1);
  112. /* fire nRESET on power up */
  113. gpio_direction_output(S3C64XX_GPN(5), 0);
  114. msleep(10);
  115. gpio_direction_output(S3C64XX_GPN(5), 1);
  116. msleep(1);
  117. } else {
  118. gpio_direction_output(S3C64XX_GPF(13), 0);
  119. }
  120. }
  121. static struct plat_lcd_data smdk6410_lcd_power_data = {
  122. .set_power = smdk6410_lcd_power_set,
  123. };
  124. static struct platform_device smdk6410_lcd_powerdev = {
  125. .name = "platform-lcd",
  126. .dev.parent = &s3c_device_fb.dev,
  127. .dev.platform_data = &smdk6410_lcd_power_data,
  128. };
  129. static struct s3c_fb_pd_win smdk6410_fb_win0 = {
  130. .max_bpp = 32,
  131. .default_bpp = 16,
  132. .xres = 800,
  133. .yres = 480,
  134. .virtual_y = 480 * 2,
  135. .virtual_x = 800,
  136. };
  137. static struct fb_videomode smdk6410_lcd_timing = {
  138. .left_margin = 8,
  139. .right_margin = 13,
  140. .upper_margin = 7,
  141. .lower_margin = 5,
  142. .hsync_len = 3,
  143. .vsync_len = 1,
  144. .xres = 800,
  145. .yres = 480,
  146. };
  147. /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
  148. static struct s3c_fb_platdata smdk6410_lcd_pdata __initdata = {
  149. .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
  150. .vtiming = &smdk6410_lcd_timing,
  151. .win[0] = &smdk6410_fb_win0,
  152. .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
  153. .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
  154. };
  155. /*
  156. * Configuring Ethernet on SMDK6410
  157. *
  158. * Both CS8900A and LAN9115 chips share one chip select mediated by CFG6.
  159. * The constant address below corresponds to nCS1
  160. *
  161. * 1) Set CFGB2 p3 ON others off, no other CFGB selects "ethernet"
  162. * 2) CFG6 needs to be switched to "LAN9115" side
  163. */
  164. static struct resource smdk6410_smsc911x_resources[] = {
  165. [0] = DEFINE_RES_MEM(S3C64XX_PA_XM0CSN1, SZ_64K),
  166. [1] = DEFINE_RES_NAMED(S3C_EINT(10), 1, NULL, IORESOURCE_IRQ \
  167. | IRQ_TYPE_LEVEL_LOW),
  168. };
  169. static struct smsc911x_platform_config smdk6410_smsc911x_pdata = {
  170. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  171. .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
  172. .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY,
  173. .phy_interface = PHY_INTERFACE_MODE_MII,
  174. };
  175. static struct platform_device smdk6410_smsc911x = {
  176. .name = "smsc911x",
  177. .id = -1,
  178. .num_resources = ARRAY_SIZE(smdk6410_smsc911x_resources),
  179. .resource = &smdk6410_smsc911x_resources[0],
  180. .dev = {
  181. .platform_data = &smdk6410_smsc911x_pdata,
  182. },
  183. };
  184. #ifdef CONFIG_REGULATOR
  185. static struct regulator_consumer_supply smdk6410_b_pwr_5v_consumers[] __initdata = {
  186. REGULATOR_SUPPLY("PVDD", "0-001b"),
  187. REGULATOR_SUPPLY("AVDD", "0-001b"),
  188. };
  189. static struct regulator_init_data smdk6410_b_pwr_5v_data = {
  190. .constraints = {
  191. .always_on = 1,
  192. },
  193. .num_consumer_supplies = ARRAY_SIZE(smdk6410_b_pwr_5v_consumers),
  194. .consumer_supplies = smdk6410_b_pwr_5v_consumers,
  195. };
  196. static struct fixed_voltage_config smdk6410_b_pwr_5v_pdata = {
  197. .supply_name = "B_PWR_5V",
  198. .microvolts = 5000000,
  199. .init_data = &smdk6410_b_pwr_5v_data,
  200. .gpio = -EINVAL,
  201. };
  202. static struct platform_device smdk6410_b_pwr_5v = {
  203. .name = "reg-fixed-voltage",
  204. .id = -1,
  205. .dev = {
  206. .platform_data = &smdk6410_b_pwr_5v_pdata,
  207. },
  208. };
  209. #endif
  210. static struct s3c_ide_platdata smdk6410_ide_pdata __initdata = {
  211. .setup_gpio = s3c64xx_ide_setup_gpio,
  212. };
  213. static uint32_t smdk6410_keymap[] __initdata = {
  214. /* KEY(row, col, keycode) */
  215. KEY(0, 3, KEY_1), KEY(0, 4, KEY_2), KEY(0, 5, KEY_3),
  216. KEY(0, 6, KEY_4), KEY(0, 7, KEY_5),
  217. KEY(1, 3, KEY_A), KEY(1, 4, KEY_B), KEY(1, 5, KEY_C),
  218. KEY(1, 6, KEY_D), KEY(1, 7, KEY_E)
  219. };
  220. static struct matrix_keymap_data smdk6410_keymap_data __initdata = {
  221. .keymap = smdk6410_keymap,
  222. .keymap_size = ARRAY_SIZE(smdk6410_keymap),
  223. };
  224. static struct samsung_keypad_platdata smdk6410_keypad_data __initdata = {
  225. .keymap_data = &smdk6410_keymap_data,
  226. .rows = 2,
  227. .cols = 8,
  228. };
  229. static struct map_desc smdk6410_iodesc[] = {};
  230. static struct platform_device *smdk6410_devices[] __initdata = {
  231. #ifdef CONFIG_SMDK6410_SD_CH0
  232. &s3c_device_hsmmc0,
  233. #endif
  234. #ifdef CONFIG_SMDK6410_SD_CH1
  235. &s3c_device_hsmmc1,
  236. #endif
  237. &s3c_device_i2c0,
  238. &s3c_device_i2c1,
  239. &s3c_device_fb,
  240. &s3c_device_ohci,
  241. &s3c_device_usb_hsotg,
  242. &samsung_asoc_dma,
  243. &s3c64xx_device_iisv4,
  244. &samsung_device_keypad,
  245. #ifdef CONFIG_REGULATOR
  246. &smdk6410_b_pwr_5v,
  247. #endif
  248. &smdk6410_lcd_powerdev,
  249. &smdk6410_smsc911x,
  250. &s3c_device_adc,
  251. &s3c_device_cfcon,
  252. &s3c_device_rtc,
  253. &s3c_device_ts,
  254. &s3c_device_wdt,
  255. };
  256. #ifdef CONFIG_REGULATOR
  257. /* ARM core */
  258. static struct regulator_consumer_supply smdk6410_vddarm_consumers[] = {
  259. REGULATOR_SUPPLY("vddarm", NULL),
  260. };
  261. /* VDDARM, BUCK1 on J5 */
  262. static struct regulator_init_data smdk6410_vddarm = {
  263. .constraints = {
  264. .name = "PVDD_ARM",
  265. .min_uV = 1000000,
  266. .max_uV = 1300000,
  267. .always_on = 1,
  268. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  269. },
  270. .num_consumer_supplies = ARRAY_SIZE(smdk6410_vddarm_consumers),
  271. .consumer_supplies = smdk6410_vddarm_consumers,
  272. };
  273. /* VDD_INT, BUCK2 on J5 */
  274. static struct regulator_init_data smdk6410_vddint = {
  275. .constraints = {
  276. .name = "PVDD_INT",
  277. .min_uV = 1000000,
  278. .max_uV = 1200000,
  279. .always_on = 1,
  280. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  281. },
  282. };
  283. /* VDD_HI, LDO3 on J5 */
  284. static struct regulator_init_data smdk6410_vddhi = {
  285. .constraints = {
  286. .name = "PVDD_HI",
  287. .always_on = 1,
  288. },
  289. };
  290. /* VDD_PLL, LDO2 on J5 */
  291. static struct regulator_init_data smdk6410_vddpll = {
  292. .constraints = {
  293. .name = "PVDD_PLL",
  294. .always_on = 1,
  295. },
  296. };
  297. /* VDD_UH_MMC, LDO5 on J5 */
  298. static struct regulator_init_data smdk6410_vdduh_mmc = {
  299. .constraints = {
  300. .name = "PVDD_UH+PVDD_MMC",
  301. .always_on = 1,
  302. },
  303. };
  304. /* VCCM3BT, LDO8 on J5 */
  305. static struct regulator_init_data smdk6410_vccmc3bt = {
  306. .constraints = {
  307. .name = "PVCCM3BT",
  308. .always_on = 1,
  309. },
  310. };
  311. /* VCCM2MTV, LDO11 on J5 */
  312. static struct regulator_init_data smdk6410_vccm2mtv = {
  313. .constraints = {
  314. .name = "PVCCM2MTV",
  315. .always_on = 1,
  316. },
  317. };
  318. /* VDD_LCD, LDO12 on J5 */
  319. static struct regulator_init_data smdk6410_vddlcd = {
  320. .constraints = {
  321. .name = "PVDD_LCD",
  322. .always_on = 1,
  323. },
  324. };
  325. /* VDD_OTGI, LDO9 on J5 */
  326. static struct regulator_init_data smdk6410_vddotgi = {
  327. .constraints = {
  328. .name = "PVDD_OTGI",
  329. .always_on = 1,
  330. },
  331. };
  332. /* VDD_OTG, LDO14 on J5 */
  333. static struct regulator_init_data smdk6410_vddotg = {
  334. .constraints = {
  335. .name = "PVDD_OTG",
  336. .always_on = 1,
  337. },
  338. };
  339. /* VDD_ALIVE, LDO15 on J5 */
  340. static struct regulator_init_data smdk6410_vddalive = {
  341. .constraints = {
  342. .name = "PVDD_ALIVE",
  343. .always_on = 1,
  344. },
  345. };
  346. /* VDD_AUDIO, VLDO_AUDIO on J5 */
  347. static struct regulator_init_data smdk6410_vddaudio = {
  348. .constraints = {
  349. .name = "PVDD_AUDIO",
  350. .always_on = 1,
  351. },
  352. };
  353. #endif
  354. #ifdef CONFIG_SMDK6410_WM1190_EV1
  355. /* S3C64xx internal logic & PLL */
  356. static struct regulator_init_data wm8350_dcdc1_data = {
  357. .constraints = {
  358. .name = "PVDD_INT+PVDD_PLL",
  359. .min_uV = 1200000,
  360. .max_uV = 1200000,
  361. .always_on = 1,
  362. .apply_uV = 1,
  363. },
  364. };
  365. /* Memory */
  366. static struct regulator_init_data wm8350_dcdc3_data = {
  367. .constraints = {
  368. .name = "PVDD_MEM",
  369. .min_uV = 1800000,
  370. .max_uV = 1800000,
  371. .always_on = 1,
  372. .state_mem = {
  373. .uV = 1800000,
  374. .mode = REGULATOR_MODE_NORMAL,
  375. .enabled = 1,
  376. },
  377. .initial_state = PM_SUSPEND_MEM,
  378. },
  379. };
  380. /* USB, EXT, PCM, ADC/DAC, USB, MMC */
  381. static struct regulator_consumer_supply wm8350_dcdc4_consumers[] = {
  382. REGULATOR_SUPPLY("DVDD", "0-001b"),
  383. };
  384. static struct regulator_init_data wm8350_dcdc4_data = {
  385. .constraints = {
  386. .name = "PVDD_HI+PVDD_EXT+PVDD_SYS+PVCCM2MTV",
  387. .min_uV = 3000000,
  388. .max_uV = 3000000,
  389. .always_on = 1,
  390. },
  391. .num_consumer_supplies = ARRAY_SIZE(wm8350_dcdc4_consumers),
  392. .consumer_supplies = wm8350_dcdc4_consumers,
  393. };
  394. /* OTGi/1190-EV1 HPVDD & AVDD */
  395. static struct regulator_init_data wm8350_ldo4_data = {
  396. .constraints = {
  397. .name = "PVDD_OTGI+HPVDD+AVDD",
  398. .min_uV = 1200000,
  399. .max_uV = 1200000,
  400. .apply_uV = 1,
  401. .always_on = 1,
  402. },
  403. };
  404. static struct {
  405. int regulator;
  406. struct regulator_init_data *initdata;
  407. } wm1190_regulators[] = {
  408. { WM8350_DCDC_1, &wm8350_dcdc1_data },
  409. { WM8350_DCDC_3, &wm8350_dcdc3_data },
  410. { WM8350_DCDC_4, &wm8350_dcdc4_data },
  411. { WM8350_DCDC_6, &smdk6410_vddarm },
  412. { WM8350_LDO_1, &smdk6410_vddalive },
  413. { WM8350_LDO_2, &smdk6410_vddotg },
  414. { WM8350_LDO_3, &smdk6410_vddlcd },
  415. { WM8350_LDO_4, &wm8350_ldo4_data },
  416. };
  417. static int __init smdk6410_wm8350_init(struct wm8350 *wm8350)
  418. {
  419. int i;
  420. /* Configure the IRQ line */
  421. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  422. /* Instantiate the regulators */
  423. for (i = 0; i < ARRAY_SIZE(wm1190_regulators); i++)
  424. wm8350_register_regulator(wm8350,
  425. wm1190_regulators[i].regulator,
  426. wm1190_regulators[i].initdata);
  427. return 0;
  428. }
  429. static struct wm8350_platform_data __initdata smdk6410_wm8350_pdata = {
  430. .init = smdk6410_wm8350_init,
  431. .irq_high = 1,
  432. .irq_base = IRQ_BOARD_START,
  433. };
  434. #endif
  435. #ifdef CONFIG_SMDK6410_WM1192_EV1
  436. static struct gpio_led wm1192_pmic_leds[] = {
  437. {
  438. .name = "PMIC:red:power",
  439. .gpio = GPIO_BOARD_START + 3,
  440. .default_state = LEDS_GPIO_DEFSTATE_ON,
  441. },
  442. };
  443. static struct gpio_led_platform_data wm1192_pmic_led = {
  444. .num_leds = ARRAY_SIZE(wm1192_pmic_leds),
  445. .leds = wm1192_pmic_leds,
  446. };
  447. static struct platform_device wm1192_pmic_led_dev = {
  448. .name = "leds-gpio",
  449. .id = -1,
  450. .dev = {
  451. .platform_data = &wm1192_pmic_led,
  452. },
  453. };
  454. static int wm1192_pre_init(struct wm831x *wm831x)
  455. {
  456. int ret;
  457. /* Configure the IRQ line */
  458. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  459. ret = platform_device_register(&wm1192_pmic_led_dev);
  460. if (ret != 0)
  461. dev_err(wm831x->dev, "Failed to add PMIC LED: %d\n", ret);
  462. return 0;
  463. }
  464. static struct wm831x_backlight_pdata wm1192_backlight_pdata = {
  465. .isink = 1,
  466. .max_uA = 27554,
  467. };
  468. static struct regulator_init_data wm1192_dcdc3 = {
  469. .constraints = {
  470. .name = "PVDD_MEM+PVDD_GPS",
  471. .always_on = 1,
  472. },
  473. };
  474. static struct regulator_consumer_supply wm1192_ldo1_consumers[] = {
  475. REGULATOR_SUPPLY("DVDD", "0-001b"), /* WM8580 */
  476. };
  477. static struct regulator_init_data wm1192_ldo1 = {
  478. .constraints = {
  479. .name = "PVDD_LCD+PVDD_EXT",
  480. .always_on = 1,
  481. },
  482. .consumer_supplies = wm1192_ldo1_consumers,
  483. .num_consumer_supplies = ARRAY_SIZE(wm1192_ldo1_consumers),
  484. };
  485. static struct wm831x_status_pdata wm1192_led7_pdata = {
  486. .name = "LED7:green:",
  487. };
  488. static struct wm831x_status_pdata wm1192_led8_pdata = {
  489. .name = "LED8:green:",
  490. };
  491. static struct wm831x_pdata smdk6410_wm1192_pdata = {
  492. .pre_init = wm1192_pre_init,
  493. .backlight = &wm1192_backlight_pdata,
  494. .dcdc = {
  495. &smdk6410_vddarm, /* DCDC1 */
  496. &smdk6410_vddint, /* DCDC2 */
  497. &wm1192_dcdc3,
  498. },
  499. .gpio_base = GPIO_BOARD_START,
  500. .ldo = {
  501. &wm1192_ldo1, /* LDO1 */
  502. &smdk6410_vdduh_mmc, /* LDO2 */
  503. NULL, /* LDO3 NC */
  504. &smdk6410_vddotgi, /* LDO4 */
  505. &smdk6410_vddotg, /* LDO5 */
  506. &smdk6410_vddhi, /* LDO6 */
  507. &smdk6410_vddaudio, /* LDO7 */
  508. &smdk6410_vccm2mtv, /* LDO8 */
  509. &smdk6410_vddpll, /* LDO9 */
  510. &smdk6410_vccmc3bt, /* LDO10 */
  511. &smdk6410_vddalive, /* LDO11 */
  512. },
  513. .status = {
  514. &wm1192_led7_pdata,
  515. &wm1192_led8_pdata,
  516. },
  517. };
  518. #endif
  519. static struct i2c_board_info i2c_devs0[] __initdata = {
  520. { I2C_BOARD_INFO("24c08", 0x50), },
  521. { I2C_BOARD_INFO("wm8580", 0x1b), },
  522. #ifdef CONFIG_SMDK6410_WM1192_EV1
  523. { I2C_BOARD_INFO("wm8312", 0x34),
  524. .platform_data = &smdk6410_wm1192_pdata,
  525. .irq = S3C_EINT(12),
  526. },
  527. #endif
  528. #ifdef CONFIG_SMDK6410_WM1190_EV1
  529. { I2C_BOARD_INFO("wm8350", 0x1a),
  530. .platform_data = &smdk6410_wm8350_pdata,
  531. .irq = S3C_EINT(12),
  532. },
  533. #endif
  534. };
  535. static struct i2c_board_info i2c_devs1[] __initdata = {
  536. { I2C_BOARD_INFO("24c128", 0x57), }, /* Samsung S524AD0XD1 */
  537. };
  538. /* LCD Backlight data */
  539. static struct samsung_bl_gpio_info smdk6410_bl_gpio_info = {
  540. .no = S3C64XX_GPF(15),
  541. .func = S3C_GPIO_SFN(2),
  542. };
  543. static struct platform_pwm_backlight_data smdk6410_bl_data = {
  544. .pwm_id = 1,
  545. };
  546. static struct s3c_hsotg_plat smdk6410_hsotg_pdata;
  547. static void __init smdk6410_map_io(void)
  548. {
  549. u32 tmp;
  550. s3c64xx_init_io(smdk6410_iodesc, ARRAY_SIZE(smdk6410_iodesc));
  551. s3c24xx_init_clocks(12000000);
  552. s3c24xx_init_uarts(smdk6410_uartcfgs, ARRAY_SIZE(smdk6410_uartcfgs));
  553. /* set the LCD type */
  554. tmp = __raw_readl(S3C64XX_SPCON);
  555. tmp &= ~S3C64XX_SPCON_LCD_SEL_MASK;
  556. tmp |= S3C64XX_SPCON_LCD_SEL_RGB;
  557. __raw_writel(tmp, S3C64XX_SPCON);
  558. /* remove the lcd bypass */
  559. tmp = __raw_readl(S3C64XX_MODEM_MIFPCON);
  560. tmp &= ~MIFPCON_LCD_BYPASS;
  561. __raw_writel(tmp, S3C64XX_MODEM_MIFPCON);
  562. }
  563. static void __init smdk6410_machine_init(void)
  564. {
  565. u32 cs1;
  566. s3c_i2c0_set_platdata(NULL);
  567. s3c_i2c1_set_platdata(NULL);
  568. s3c_fb_set_platdata(&smdk6410_lcd_pdata);
  569. s3c_hsotg_set_platdata(&smdk6410_hsotg_pdata);
  570. samsung_keypad_set_platdata(&smdk6410_keypad_data);
  571. s3c24xx_ts_set_platdata(NULL);
  572. /* configure nCS1 width to 16 bits */
  573. cs1 = __raw_readl(S3C64XX_SROM_BW) &
  574. ~(S3C64XX_SROM_BW__CS_MASK << S3C64XX_SROM_BW__NCS1__SHIFT);
  575. cs1 |= ((1 << S3C64XX_SROM_BW__DATAWIDTH__SHIFT) |
  576. (1 << S3C64XX_SROM_BW__WAITENABLE__SHIFT) |
  577. (1 << S3C64XX_SROM_BW__BYTEENABLE__SHIFT)) <<
  578. S3C64XX_SROM_BW__NCS1__SHIFT;
  579. __raw_writel(cs1, S3C64XX_SROM_BW);
  580. /* set timing for nCS1 suitable for ethernet chip */
  581. __raw_writel((0 << S3C64XX_SROM_BCX__PMC__SHIFT) |
  582. (6 << S3C64XX_SROM_BCX__TACP__SHIFT) |
  583. (4 << S3C64XX_SROM_BCX__TCAH__SHIFT) |
  584. (1 << S3C64XX_SROM_BCX__TCOH__SHIFT) |
  585. (0xe << S3C64XX_SROM_BCX__TACC__SHIFT) |
  586. (4 << S3C64XX_SROM_BCX__TCOS__SHIFT) |
  587. (0 << S3C64XX_SROM_BCX__TACS__SHIFT), S3C64XX_SROM_BC1);
  588. gpio_request(S3C64XX_GPN(5), "LCD power");
  589. gpio_request(S3C64XX_GPF(13), "LCD power");
  590. i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
  591. i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
  592. s3c_ide_set_platdata(&smdk6410_ide_pdata);
  593. samsung_bl_set(&smdk6410_bl_gpio_info, &smdk6410_bl_data);
  594. platform_add_devices(smdk6410_devices, ARRAY_SIZE(smdk6410_devices));
  595. }
  596. MACHINE_START(SMDK6410, "SMDK6410")
  597. /* Maintainer: Ben Dooks <ben-linux@fluff.org> */
  598. .atag_offset = 0x100,
  599. .init_irq = s3c6410_init_irq,
  600. .handle_irq = vic_handle_irq,
  601. .map_io = smdk6410_map_io,
  602. .init_machine = smdk6410_machine_init,
  603. .init_late = s3c64xx_init_late,
  604. .timer = &s3c24xx_timer,
  605. .restart = s3c64xx_restart,
  606. MACHINE_END