pxa910.dtsi 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. /*
  2. * Copyright (C) 2012 Marvell Technology Group Ltd.
  3. * Author: Haojian Zhuang <haojian.zhuang@marvell.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * publishhed by the Free Software Foundation.
  8. */
  9. /include/ "skeleton.dtsi"
  10. / {
  11. aliases {
  12. serial0 = &uart1;
  13. serial1 = &uart2;
  14. serial2 = &uart3;
  15. i2c0 = &twsi1;
  16. i2c1 = &twsi2;
  17. };
  18. soc {
  19. #address-cells = <1>;
  20. #size-cells = <1>;
  21. compatible = "simple-bus";
  22. interrupt-parent = <&intc>;
  23. ranges;
  24. axi@d4200000 { /* AXI */
  25. compatible = "mrvl,axi-bus", "simple-bus";
  26. #address-cells = <1>;
  27. #size-cells = <1>;
  28. reg = <0xd4200000 0x00200000>;
  29. ranges;
  30. intc: interrupt-controller@d4282000 {
  31. compatible = "mrvl,mmp-intc";
  32. interrupt-controller;
  33. #interrupt-cells = <1>;
  34. reg = <0xd4282000 0x1000>;
  35. mrvl,intc-nr-irqs = <64>;
  36. };
  37. };
  38. apb@d4000000 { /* APB */
  39. compatible = "mrvl,apb-bus", "simple-bus";
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. reg = <0xd4000000 0x00200000>;
  43. ranges;
  44. timer0: timer@d4014000 {
  45. compatible = "mrvl,mmp-timer";
  46. reg = <0xd4014000 0x100>;
  47. interrupts = <13>;
  48. };
  49. timer1: timer@d4016000 {
  50. compatible = "mrvl,mmp-timer";
  51. reg = <0xd4016000 0x100>;
  52. interrupts = <29>;
  53. status = "disabled";
  54. };
  55. uart1: uart@d4017000 {
  56. compatible = "mrvl,mmp-uart";
  57. reg = <0xd4017000 0x1000>;
  58. interrupts = <27>;
  59. status = "disabled";
  60. };
  61. uart2: uart@d4018000 {
  62. compatible = "mrvl,mmp-uart";
  63. reg = <0xd4018000 0x1000>;
  64. interrupts = <28>;
  65. status = "disabled";
  66. };
  67. uart3: uart@d4036000 {
  68. compatible = "mrvl,mmp-uart";
  69. reg = <0xd4036000 0x1000>;
  70. interrupts = <59>;
  71. status = "disabled";
  72. };
  73. gpio@d4019000 {
  74. compatible = "mrvl,mmp-gpio";
  75. #address-cells = <1>;
  76. #size-cells = <1>;
  77. reg = <0xd4019000 0x1000>;
  78. gpio-controller;
  79. #gpio-cells = <2>;
  80. interrupts = <49>;
  81. interrupt-names = "gpio_mux";
  82. interrupt-controller;
  83. #interrupt-cells = <1>;
  84. ranges;
  85. gcb0: gpio@d4019000 {
  86. reg = <0xd4019000 0x4>;
  87. };
  88. gcb1: gpio@d4019004 {
  89. reg = <0xd4019004 0x4>;
  90. };
  91. gcb2: gpio@d4019008 {
  92. reg = <0xd4019008 0x4>;
  93. };
  94. gcb3: gpio@d4019100 {
  95. reg = <0xd4019100 0x4>;
  96. };
  97. };
  98. twsi1: i2c@d4011000 {
  99. compatible = "mrvl,mmp-twsi";
  100. reg = <0xd4011000 0x1000>;
  101. interrupts = <7>;
  102. mrvl,i2c-fast-mode;
  103. status = "disabled";
  104. };
  105. twsi2: i2c@d4037000 {
  106. compatible = "mrvl,mmp-twsi";
  107. reg = <0xd4037000 0x1000>;
  108. interrupts = <54>;
  109. status = "disabled";
  110. };
  111. rtc: rtc@d4010000 {
  112. compatible = "mrvl,mmp-rtc";
  113. reg = <0xd4010000 0x1000>;
  114. interrupts = <5 6>;
  115. interrupt-names = "rtc 1Hz", "rtc alarm";
  116. status = "disabled";
  117. };
  118. };
  119. };
  120. };