exynos5250.dtsi 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463
  1. /*
  2. * SAMSUNG EXYNOS5250 SoC device tree source
  3. *
  4. * Copyright (c) 2012 Samsung Electronics Co., Ltd.
  5. * http://www.samsung.com
  6. *
  7. * SAMSUNG EXYNOS5250 SoC device nodes are listed in this file.
  8. * EXYNOS5250 based board files can include this file and provide
  9. * values for board specfic bindings.
  10. *
  11. * Note: This file does not include device nodes for all the controllers in
  12. * EXYNOS5250 SoC. As device tree coverage for EXYNOS5250 increases,
  13. * additional nodes can be added to this file.
  14. *
  15. * This program is free software; you can redistribute it and/or modify
  16. * it under the terms of the GNU General Public License version 2 as
  17. * published by the Free Software Foundation.
  18. */
  19. /include/ "skeleton.dtsi"
  20. / {
  21. compatible = "samsung,exynos5250";
  22. interrupt-parent = <&gic>;
  23. aliases {
  24. spi0 = &spi_0;
  25. spi1 = &spi_1;
  26. spi2 = &spi_2;
  27. };
  28. gic:interrupt-controller@10481000 {
  29. compatible = "arm,cortex-a9-gic";
  30. #interrupt-cells = <3>;
  31. interrupt-controller;
  32. reg = <0x10481000 0x1000>, <0x10482000 0x2000>;
  33. };
  34. combiner:interrupt-controller@10440000 {
  35. compatible = "samsung,exynos4210-combiner";
  36. #interrupt-cells = <2>;
  37. interrupt-controller;
  38. samsung,combiner-nr = <32>;
  39. reg = <0x10440000 0x1000>;
  40. interrupts = <0 0 0>, <0 1 0>, <0 2 0>, <0 3 0>,
  41. <0 4 0>, <0 5 0>, <0 6 0>, <0 7 0>,
  42. <0 8 0>, <0 9 0>, <0 10 0>, <0 11 0>,
  43. <0 12 0>, <0 13 0>, <0 14 0>, <0 15 0>,
  44. <0 16 0>, <0 17 0>, <0 18 0>, <0 19 0>,
  45. <0 20 0>, <0 21 0>, <0 22 0>, <0 23 0>,
  46. <0 24 0>, <0 25 0>, <0 26 0>, <0 27 0>,
  47. <0 28 0>, <0 29 0>, <0 30 0>, <0 31 0>;
  48. };
  49. watchdog {
  50. compatible = "samsung,s3c2410-wdt";
  51. reg = <0x101D0000 0x100>;
  52. interrupts = <0 42 0>;
  53. };
  54. rtc {
  55. compatible = "samsung,s3c6410-rtc";
  56. reg = <0x101E0000 0x100>;
  57. interrupts = <0 43 0>, <0 44 0>;
  58. };
  59. serial@12C00000 {
  60. compatible = "samsung,exynos4210-uart";
  61. reg = <0x12C00000 0x100>;
  62. interrupts = <0 51 0>;
  63. };
  64. serial@12C10000 {
  65. compatible = "samsung,exynos4210-uart";
  66. reg = <0x12C10000 0x100>;
  67. interrupts = <0 52 0>;
  68. };
  69. serial@12C20000 {
  70. compatible = "samsung,exynos4210-uart";
  71. reg = <0x12C20000 0x100>;
  72. interrupts = <0 53 0>;
  73. };
  74. serial@12C30000 {
  75. compatible = "samsung,exynos4210-uart";
  76. reg = <0x12C30000 0x100>;
  77. interrupts = <0 54 0>;
  78. };
  79. i2c@12C60000 {
  80. compatible = "samsung,s3c2440-i2c";
  81. reg = <0x12C60000 0x100>;
  82. interrupts = <0 56 0>;
  83. #address-cells = <1>;
  84. #size-cells = <0>;
  85. };
  86. i2c@12C70000 {
  87. compatible = "samsung,s3c2440-i2c";
  88. reg = <0x12C70000 0x100>;
  89. interrupts = <0 57 0>;
  90. #address-cells = <1>;
  91. #size-cells = <0>;
  92. };
  93. i2c@12C80000 {
  94. compatible = "samsung,s3c2440-i2c";
  95. reg = <0x12C80000 0x100>;
  96. interrupts = <0 58 0>;
  97. #address-cells = <1>;
  98. #size-cells = <0>;
  99. };
  100. i2c@12C90000 {
  101. compatible = "samsung,s3c2440-i2c";
  102. reg = <0x12C90000 0x100>;
  103. interrupts = <0 59 0>;
  104. #address-cells = <1>;
  105. #size-cells = <0>;
  106. };
  107. i2c@12CA0000 {
  108. compatible = "samsung,s3c2440-i2c";
  109. reg = <0x12CA0000 0x100>;
  110. interrupts = <0 60 0>;
  111. #address-cells = <1>;
  112. #size-cells = <0>;
  113. };
  114. i2c@12CB0000 {
  115. compatible = "samsung,s3c2440-i2c";
  116. reg = <0x12CB0000 0x100>;
  117. interrupts = <0 61 0>;
  118. #address-cells = <1>;
  119. #size-cells = <0>;
  120. };
  121. i2c@12CC0000 {
  122. compatible = "samsung,s3c2440-i2c";
  123. reg = <0x12CC0000 0x100>;
  124. interrupts = <0 62 0>;
  125. #address-cells = <1>;
  126. #size-cells = <0>;
  127. };
  128. i2c@12CD0000 {
  129. compatible = "samsung,s3c2440-i2c";
  130. reg = <0x12CD0000 0x100>;
  131. interrupts = <0 63 0>;
  132. #address-cells = <1>;
  133. #size-cells = <0>;
  134. };
  135. spi_0: spi@12d20000 {
  136. compatible = "samsung,exynos4210-spi";
  137. reg = <0x12d20000 0x100>;
  138. interrupts = <0 66 0>;
  139. tx-dma-channel = <&pdma0 5>; /* preliminary */
  140. rx-dma-channel = <&pdma0 4>; /* preliminary */
  141. #address-cells = <1>;
  142. #size-cells = <0>;
  143. };
  144. spi_1: spi@12d30000 {
  145. compatible = "samsung,exynos4210-spi";
  146. reg = <0x12d30000 0x100>;
  147. interrupts = <0 67 0>;
  148. tx-dma-channel = <&pdma1 5>; /* preliminary */
  149. rx-dma-channel = <&pdma1 4>; /* preliminary */
  150. #address-cells = <1>;
  151. #size-cells = <0>;
  152. };
  153. spi_2: spi@12d40000 {
  154. compatible = "samsung,exynos4210-spi";
  155. reg = <0x12d40000 0x100>;
  156. interrupts = <0 68 0>;
  157. tx-dma-channel = <&pdma0 7>; /* preliminary */
  158. rx-dma-channel = <&pdma0 6>; /* preliminary */
  159. #address-cells = <1>;
  160. #size-cells = <0>;
  161. };
  162. amba {
  163. #address-cells = <1>;
  164. #size-cells = <1>;
  165. compatible = "arm,amba-bus";
  166. interrupt-parent = <&gic>;
  167. ranges;
  168. pdma0: pdma@121A0000 {
  169. compatible = "arm,pl330", "arm,primecell";
  170. reg = <0x121A0000 0x1000>;
  171. interrupts = <0 34 0>;
  172. };
  173. pdma1: pdma@121B0000 {
  174. compatible = "arm,pl330", "arm,primecell";
  175. reg = <0x121B0000 0x1000>;
  176. interrupts = <0 35 0>;
  177. };
  178. mdma0: mdma@10800000 {
  179. compatible = "arm,pl330", "arm,primecell";
  180. reg = <0x10800000 0x1000>;
  181. interrupts = <0 33 0>;
  182. };
  183. mdma1: mdma@11C10000 {
  184. compatible = "arm,pl330", "arm,primecell";
  185. reg = <0x11C10000 0x1000>;
  186. interrupts = <0 124 0>;
  187. };
  188. };
  189. gpio-controllers {
  190. #address-cells = <1>;
  191. #size-cells = <1>;
  192. gpio-controller;
  193. ranges;
  194. gpa0: gpio-controller@11400000 {
  195. compatible = "samsung,exynos4-gpio";
  196. reg = <0x11400000 0x20>;
  197. #gpio-cells = <4>;
  198. };
  199. gpa1: gpio-controller@11400020 {
  200. compatible = "samsung,exynos4-gpio";
  201. reg = <0x11400020 0x20>;
  202. #gpio-cells = <4>;
  203. };
  204. gpa2: gpio-controller@11400040 {
  205. compatible = "samsung,exynos4-gpio";
  206. reg = <0x11400040 0x20>;
  207. #gpio-cells = <4>;
  208. };
  209. gpb0: gpio-controller@11400060 {
  210. compatible = "samsung,exynos4-gpio";
  211. reg = <0x11400060 0x20>;
  212. #gpio-cells = <4>;
  213. };
  214. gpb1: gpio-controller@11400080 {
  215. compatible = "samsung,exynos4-gpio";
  216. reg = <0x11400080 0x20>;
  217. #gpio-cells = <4>;
  218. };
  219. gpb2: gpio-controller@114000A0 {
  220. compatible = "samsung,exynos4-gpio";
  221. reg = <0x114000A0 0x20>;
  222. #gpio-cells = <4>;
  223. };
  224. gpb3: gpio-controller@114000C0 {
  225. compatible = "samsung,exynos4-gpio";
  226. reg = <0x114000C0 0x20>;
  227. #gpio-cells = <4>;
  228. };
  229. gpc0: gpio-controller@114000E0 {
  230. compatible = "samsung,exynos4-gpio";
  231. reg = <0x114000E0 0x20>;
  232. #gpio-cells = <4>;
  233. };
  234. gpc1: gpio-controller@11400100 {
  235. compatible = "samsung,exynos4-gpio";
  236. reg = <0x11400100 0x20>;
  237. #gpio-cells = <4>;
  238. };
  239. gpc2: gpio-controller@11400120 {
  240. compatible = "samsung,exynos4-gpio";
  241. reg = <0x11400120 0x20>;
  242. #gpio-cells = <4>;
  243. };
  244. gpc3: gpio-controller@11400140 {
  245. compatible = "samsung,exynos4-gpio";
  246. reg = <0x11400140 0x20>;
  247. #gpio-cells = <4>;
  248. };
  249. gpc4: gpio-controller@114002E0 {
  250. compatible = "samsung,exynos4-gpio";
  251. reg = <0x114002E0 0x20>;
  252. #gpio-cells = <4>;
  253. };
  254. gpd0: gpio-controller@11400160 {
  255. compatible = "samsung,exynos4-gpio";
  256. reg = <0x11400160 0x20>;
  257. #gpio-cells = <4>;
  258. };
  259. gpd1: gpio-controller@11400180 {
  260. compatible = "samsung,exynos4-gpio";
  261. reg = <0x11400180 0x20>;
  262. #gpio-cells = <4>;
  263. };
  264. gpy0: gpio-controller@114001A0 {
  265. compatible = "samsung,exynos4-gpio";
  266. reg = <0x114001A0 0x20>;
  267. #gpio-cells = <4>;
  268. };
  269. gpy1: gpio-controller@114001C0 {
  270. compatible = "samsung,exynos4-gpio";
  271. reg = <0x114001C0 0x20>;
  272. #gpio-cells = <4>;
  273. };
  274. gpy2: gpio-controller@114001E0 {
  275. compatible = "samsung,exynos4-gpio";
  276. reg = <0x114001E0 0x20>;
  277. #gpio-cells = <4>;
  278. };
  279. gpy3: gpio-controller@11400200 {
  280. compatible = "samsung,exynos4-gpio";
  281. reg = <0x11400200 0x20>;
  282. #gpio-cells = <4>;
  283. };
  284. gpy4: gpio-controller@11400220 {
  285. compatible = "samsung,exynos4-gpio";
  286. reg = <0x11400220 0x20>;
  287. #gpio-cells = <4>;
  288. };
  289. gpy5: gpio-controller@11400240 {
  290. compatible = "samsung,exynos4-gpio";
  291. reg = <0x11400240 0x20>;
  292. #gpio-cells = <4>;
  293. };
  294. gpy6: gpio-controller@11400260 {
  295. compatible = "samsung,exynos4-gpio";
  296. reg = <0x11400260 0x20>;
  297. #gpio-cells = <4>;
  298. };
  299. gpx0: gpio-controller@11400C00 {
  300. compatible = "samsung,exynos4-gpio";
  301. reg = <0x11400C00 0x20>;
  302. #gpio-cells = <4>;
  303. };
  304. gpx1: gpio-controller@11400C20 {
  305. compatible = "samsung,exynos4-gpio";
  306. reg = <0x11400C20 0x20>;
  307. #gpio-cells = <4>;
  308. };
  309. gpx2: gpio-controller@11400C40 {
  310. compatible = "samsung,exynos4-gpio";
  311. reg = <0x11400C40 0x20>;
  312. #gpio-cells = <4>;
  313. };
  314. gpx3: gpio-controller@11400C60 {
  315. compatible = "samsung,exynos4-gpio";
  316. reg = <0x11400C60 0x20>;
  317. #gpio-cells = <4>;
  318. };
  319. gpe0: gpio-controller@13400000 {
  320. compatible = "samsung,exynos4-gpio";
  321. reg = <0x13400000 0x20>;
  322. #gpio-cells = <4>;
  323. };
  324. gpe1: gpio-controller@13400020 {
  325. compatible = "samsung,exynos4-gpio";
  326. reg = <0x13400020 0x20>;
  327. #gpio-cells = <4>;
  328. };
  329. gpf0: gpio-controller@13400040 {
  330. compatible = "samsung,exynos4-gpio";
  331. reg = <0x13400040 0x20>;
  332. #gpio-cells = <4>;
  333. };
  334. gpf1: gpio-controller@13400060 {
  335. compatible = "samsung,exynos4-gpio";
  336. reg = <0x13400060 0x20>;
  337. #gpio-cells = <4>;
  338. };
  339. gpg0: gpio-controller@13400080 {
  340. compatible = "samsung,exynos4-gpio";
  341. reg = <0x13400080 0x20>;
  342. #gpio-cells = <4>;
  343. };
  344. gpg1: gpio-controller@134000A0 {
  345. compatible = "samsung,exynos4-gpio";
  346. reg = <0x134000A0 0x20>;
  347. #gpio-cells = <4>;
  348. };
  349. gpg2: gpio-controller@134000C0 {
  350. compatible = "samsung,exynos4-gpio";
  351. reg = <0x134000C0 0x20>;
  352. #gpio-cells = <4>;
  353. };
  354. gph0: gpio-controller@134000E0 {
  355. compatible = "samsung,exynos4-gpio";
  356. reg = <0x134000E0 0x20>;
  357. #gpio-cells = <4>;
  358. };
  359. gph1: gpio-controller@13400100 {
  360. compatible = "samsung,exynos4-gpio";
  361. reg = <0x13400100 0x20>;
  362. #gpio-cells = <4>;
  363. };
  364. gpv0: gpio-controller@10D10000 {
  365. compatible = "samsung,exynos4-gpio";
  366. reg = <0x10D10000 0x20>;
  367. #gpio-cells = <4>;
  368. };
  369. gpv1: gpio-controller@10D10020 {
  370. compatible = "samsung,exynos4-gpio";
  371. reg = <0x10D10020 0x20>;
  372. #gpio-cells = <4>;
  373. };
  374. gpv2: gpio-controller@10D10040 {
  375. compatible = "samsung,exynos4-gpio";
  376. reg = <0x10D10060 0x20>;
  377. #gpio-cells = <4>;
  378. };
  379. gpv3: gpio-controller@10D10060 {
  380. compatible = "samsung,exynos4-gpio";
  381. reg = <0x10D10080 0x20>;
  382. #gpio-cells = <4>;
  383. };
  384. gpv4: gpio-controller@10D10080 {
  385. compatible = "samsung,exynos4-gpio";
  386. reg = <0x10D100C0 0x20>;
  387. #gpio-cells = <4>;
  388. };
  389. gpz: gpio-controller@03860000 {
  390. compatible = "samsung,exynos4-gpio";
  391. reg = <0x03860000 0x20>;
  392. #gpio-cells = <4>;
  393. };
  394. };
  395. };