rt2x00queue.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970
  1. /*
  2. Copyright (C) 2010 Willow Garage <http://www.willowgarage.com>
  3. Copyright (C) 2004 - 2010 Ivo van Doorn <IvDoorn@gmail.com>
  4. Copyright (C) 2004 - 2009 Gertjan van Wingerde <gwingerde@gmail.com>
  5. <http://rt2x00.serialmonkey.com>
  6. This program is free software; you can redistribute it and/or modify
  7. it under the terms of the GNU General Public License as published by
  8. the Free Software Foundation; either version 2 of the License, or
  9. (at your option) any later version.
  10. This program is distributed in the hope that it will be useful,
  11. but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. GNU General Public License for more details.
  14. You should have received a copy of the GNU General Public License
  15. along with this program; if not, write to the
  16. Free Software Foundation, Inc.,
  17. 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  18. */
  19. /*
  20. Module: rt2x00lib
  21. Abstract: rt2x00 queue specific routines.
  22. */
  23. #include <linux/slab.h>
  24. #include <linux/kernel.h>
  25. #include <linux/module.h>
  26. #include <linux/dma-mapping.h>
  27. #include "rt2x00.h"
  28. #include "rt2x00lib.h"
  29. struct sk_buff *rt2x00queue_alloc_rxskb(struct queue_entry *entry)
  30. {
  31. struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
  32. struct sk_buff *skb;
  33. struct skb_frame_desc *skbdesc;
  34. unsigned int frame_size;
  35. unsigned int head_size = 0;
  36. unsigned int tail_size = 0;
  37. /*
  38. * The frame size includes descriptor size, because the
  39. * hardware directly receive the frame into the skbuffer.
  40. */
  41. frame_size = entry->queue->data_size + entry->queue->desc_size;
  42. /*
  43. * The payload should be aligned to a 4-byte boundary,
  44. * this means we need at least 3 bytes for moving the frame
  45. * into the correct offset.
  46. */
  47. head_size = 4;
  48. /*
  49. * For IV/EIV/ICV assembly we must make sure there is
  50. * at least 8 bytes bytes available in headroom for IV/EIV
  51. * and 8 bytes for ICV data as tailroon.
  52. */
  53. if (test_bit(CONFIG_SUPPORT_HW_CRYPTO, &rt2x00dev->flags)) {
  54. head_size += 8;
  55. tail_size += 8;
  56. }
  57. /*
  58. * Allocate skbuffer.
  59. */
  60. skb = dev_alloc_skb(frame_size + head_size + tail_size);
  61. if (!skb)
  62. return NULL;
  63. /*
  64. * Make sure we not have a frame with the requested bytes
  65. * available in the head and tail.
  66. */
  67. skb_reserve(skb, head_size);
  68. skb_put(skb, frame_size);
  69. /*
  70. * Populate skbdesc.
  71. */
  72. skbdesc = get_skb_frame_desc(skb);
  73. memset(skbdesc, 0, sizeof(*skbdesc));
  74. skbdesc->entry = entry;
  75. if (test_bit(DRIVER_REQUIRE_DMA, &rt2x00dev->flags)) {
  76. skbdesc->skb_dma = dma_map_single(rt2x00dev->dev,
  77. skb->data,
  78. skb->len,
  79. DMA_FROM_DEVICE);
  80. skbdesc->flags |= SKBDESC_DMA_MAPPED_RX;
  81. }
  82. return skb;
  83. }
  84. void rt2x00queue_map_txskb(struct queue_entry *entry)
  85. {
  86. struct device *dev = entry->queue->rt2x00dev->dev;
  87. struct skb_frame_desc *skbdesc = get_skb_frame_desc(entry->skb);
  88. skbdesc->skb_dma =
  89. dma_map_single(dev, entry->skb->data, entry->skb->len, DMA_TO_DEVICE);
  90. skbdesc->flags |= SKBDESC_DMA_MAPPED_TX;
  91. }
  92. EXPORT_SYMBOL_GPL(rt2x00queue_map_txskb);
  93. void rt2x00queue_unmap_skb(struct queue_entry *entry)
  94. {
  95. struct device *dev = entry->queue->rt2x00dev->dev;
  96. struct skb_frame_desc *skbdesc = get_skb_frame_desc(entry->skb);
  97. if (skbdesc->flags & SKBDESC_DMA_MAPPED_RX) {
  98. dma_unmap_single(dev, skbdesc->skb_dma, entry->skb->len,
  99. DMA_FROM_DEVICE);
  100. skbdesc->flags &= ~SKBDESC_DMA_MAPPED_RX;
  101. } else if (skbdesc->flags & SKBDESC_DMA_MAPPED_TX) {
  102. dma_unmap_single(dev, skbdesc->skb_dma, entry->skb->len,
  103. DMA_TO_DEVICE);
  104. skbdesc->flags &= ~SKBDESC_DMA_MAPPED_TX;
  105. }
  106. }
  107. EXPORT_SYMBOL_GPL(rt2x00queue_unmap_skb);
  108. void rt2x00queue_free_skb(struct queue_entry *entry)
  109. {
  110. if (!entry->skb)
  111. return;
  112. rt2x00queue_unmap_skb(entry);
  113. dev_kfree_skb_any(entry->skb);
  114. entry->skb = NULL;
  115. }
  116. void rt2x00queue_align_frame(struct sk_buff *skb)
  117. {
  118. unsigned int frame_length = skb->len;
  119. unsigned int align = ALIGN_SIZE(skb, 0);
  120. if (!align)
  121. return;
  122. skb_push(skb, align);
  123. memmove(skb->data, skb->data + align, frame_length);
  124. skb_trim(skb, frame_length);
  125. }
  126. void rt2x00queue_align_payload(struct sk_buff *skb, unsigned int header_length)
  127. {
  128. unsigned int frame_length = skb->len;
  129. unsigned int align = ALIGN_SIZE(skb, header_length);
  130. if (!align)
  131. return;
  132. skb_push(skb, align);
  133. memmove(skb->data, skb->data + align, frame_length);
  134. skb_trim(skb, frame_length);
  135. }
  136. void rt2x00queue_insert_l2pad(struct sk_buff *skb, unsigned int header_length)
  137. {
  138. unsigned int payload_length = skb->len - header_length;
  139. unsigned int header_align = ALIGN_SIZE(skb, 0);
  140. unsigned int payload_align = ALIGN_SIZE(skb, header_length);
  141. unsigned int l2pad = payload_length ? L2PAD_SIZE(header_length) : 0;
  142. /*
  143. * Adjust the header alignment if the payload needs to be moved more
  144. * than the header.
  145. */
  146. if (payload_align > header_align)
  147. header_align += 4;
  148. /* There is nothing to do if no alignment is needed */
  149. if (!header_align)
  150. return;
  151. /* Reserve the amount of space needed in front of the frame */
  152. skb_push(skb, header_align);
  153. /*
  154. * Move the header.
  155. */
  156. memmove(skb->data, skb->data + header_align, header_length);
  157. /* Move the payload, if present and if required */
  158. if (payload_length && payload_align)
  159. memmove(skb->data + header_length + l2pad,
  160. skb->data + header_length + l2pad + payload_align,
  161. payload_length);
  162. /* Trim the skb to the correct size */
  163. skb_trim(skb, header_length + l2pad + payload_length);
  164. }
  165. void rt2x00queue_remove_l2pad(struct sk_buff *skb, unsigned int header_length)
  166. {
  167. unsigned int l2pad = L2PAD_SIZE(header_length);
  168. if (!l2pad)
  169. return;
  170. memmove(skb->data + l2pad, skb->data, header_length);
  171. skb_pull(skb, l2pad);
  172. }
  173. static void rt2x00queue_create_tx_descriptor_seq(struct queue_entry *entry,
  174. struct txentry_desc *txdesc)
  175. {
  176. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(entry->skb);
  177. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)entry->skb->data;
  178. struct rt2x00_intf *intf = vif_to_intf(tx_info->control.vif);
  179. unsigned long irqflags;
  180. if (!(tx_info->flags & IEEE80211_TX_CTL_ASSIGN_SEQ) ||
  181. unlikely(!tx_info->control.vif))
  182. return;
  183. /*
  184. * Hardware should insert sequence counter.
  185. * FIXME: We insert a software sequence counter first for
  186. * hardware that doesn't support hardware sequence counting.
  187. *
  188. * This is wrong because beacons are not getting sequence
  189. * numbers assigned properly.
  190. *
  191. * A secondary problem exists for drivers that cannot toggle
  192. * sequence counting per-frame, since those will override the
  193. * sequence counter given by mac80211.
  194. */
  195. spin_lock_irqsave(&intf->seqlock, irqflags);
  196. if (test_bit(ENTRY_TXD_FIRST_FRAGMENT, &txdesc->flags))
  197. intf->seqno += 0x10;
  198. hdr->seq_ctrl &= cpu_to_le16(IEEE80211_SCTL_FRAG);
  199. hdr->seq_ctrl |= cpu_to_le16(intf->seqno);
  200. spin_unlock_irqrestore(&intf->seqlock, irqflags);
  201. __set_bit(ENTRY_TXD_GENERATE_SEQ, &txdesc->flags);
  202. }
  203. static void rt2x00queue_create_tx_descriptor_plcp(struct queue_entry *entry,
  204. struct txentry_desc *txdesc,
  205. const struct rt2x00_rate *hwrate)
  206. {
  207. struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
  208. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(entry->skb);
  209. struct ieee80211_tx_rate *txrate = &tx_info->control.rates[0];
  210. unsigned int data_length;
  211. unsigned int duration;
  212. unsigned int residual;
  213. /* Data length + CRC + Crypto overhead (IV/EIV/ICV/MIC) */
  214. data_length = entry->skb->len + 4;
  215. data_length += rt2x00crypto_tx_overhead(rt2x00dev, entry->skb);
  216. /*
  217. * PLCP setup
  218. * Length calculation depends on OFDM/CCK rate.
  219. */
  220. txdesc->signal = hwrate->plcp;
  221. txdesc->service = 0x04;
  222. if (hwrate->flags & DEV_RATE_OFDM) {
  223. txdesc->length_high = (data_length >> 6) & 0x3f;
  224. txdesc->length_low = data_length & 0x3f;
  225. } else {
  226. /*
  227. * Convert length to microseconds.
  228. */
  229. residual = GET_DURATION_RES(data_length, hwrate->bitrate);
  230. duration = GET_DURATION(data_length, hwrate->bitrate);
  231. if (residual != 0) {
  232. duration++;
  233. /*
  234. * Check if we need to set the Length Extension
  235. */
  236. if (hwrate->bitrate == 110 && residual <= 30)
  237. txdesc->service |= 0x80;
  238. }
  239. txdesc->length_high = (duration >> 8) & 0xff;
  240. txdesc->length_low = duration & 0xff;
  241. /*
  242. * When preamble is enabled we should set the
  243. * preamble bit for the signal.
  244. */
  245. if (txrate->flags & IEEE80211_TX_RC_USE_SHORT_PREAMBLE)
  246. txdesc->signal |= 0x08;
  247. }
  248. }
  249. static void rt2x00queue_create_tx_descriptor(struct queue_entry *entry,
  250. struct txentry_desc *txdesc)
  251. {
  252. struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
  253. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(entry->skb);
  254. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)entry->skb->data;
  255. struct ieee80211_rate *rate =
  256. ieee80211_get_tx_rate(rt2x00dev->hw, tx_info);
  257. const struct rt2x00_rate *hwrate;
  258. memset(txdesc, 0, sizeof(*txdesc));
  259. /*
  260. * Header and frame information.
  261. */
  262. txdesc->length = entry->skb->len;
  263. txdesc->header_length = ieee80211_get_hdrlen_from_skb(entry->skb);
  264. /*
  265. * Check whether this frame is to be acked.
  266. */
  267. if (!(tx_info->flags & IEEE80211_TX_CTL_NO_ACK))
  268. __set_bit(ENTRY_TXD_ACK, &txdesc->flags);
  269. /*
  270. * Check if this is a RTS/CTS frame
  271. */
  272. if (ieee80211_is_rts(hdr->frame_control) ||
  273. ieee80211_is_cts(hdr->frame_control)) {
  274. __set_bit(ENTRY_TXD_BURST, &txdesc->flags);
  275. if (ieee80211_is_rts(hdr->frame_control))
  276. __set_bit(ENTRY_TXD_RTS_FRAME, &txdesc->flags);
  277. else
  278. __set_bit(ENTRY_TXD_CTS_FRAME, &txdesc->flags);
  279. if (tx_info->control.rts_cts_rate_idx >= 0)
  280. rate =
  281. ieee80211_get_rts_cts_rate(rt2x00dev->hw, tx_info);
  282. }
  283. /*
  284. * Determine retry information.
  285. */
  286. txdesc->retry_limit = tx_info->control.rates[0].count - 1;
  287. if (txdesc->retry_limit >= rt2x00dev->long_retry)
  288. __set_bit(ENTRY_TXD_RETRY_MODE, &txdesc->flags);
  289. /*
  290. * Check if more fragments are pending
  291. */
  292. if (ieee80211_has_morefrags(hdr->frame_control)) {
  293. __set_bit(ENTRY_TXD_BURST, &txdesc->flags);
  294. __set_bit(ENTRY_TXD_MORE_FRAG, &txdesc->flags);
  295. }
  296. /*
  297. * Check if more frames (!= fragments) are pending
  298. */
  299. if (tx_info->flags & IEEE80211_TX_CTL_MORE_FRAMES)
  300. __set_bit(ENTRY_TXD_BURST, &txdesc->flags);
  301. /*
  302. * Beacons and probe responses require the tsf timestamp
  303. * to be inserted into the frame, except for a frame that has been injected
  304. * through a monitor interface. This latter is needed for testing a
  305. * monitor interface.
  306. */
  307. if ((ieee80211_is_beacon(hdr->frame_control) ||
  308. ieee80211_is_probe_resp(hdr->frame_control)) &&
  309. (!(tx_info->flags & IEEE80211_TX_CTL_INJECTED)))
  310. __set_bit(ENTRY_TXD_REQ_TIMESTAMP, &txdesc->flags);
  311. /*
  312. * Determine with what IFS priority this frame should be send.
  313. * Set ifs to IFS_SIFS when the this is not the first fragment,
  314. * or this fragment came after RTS/CTS.
  315. */
  316. if ((tx_info->flags & IEEE80211_TX_CTL_FIRST_FRAGMENT) &&
  317. !test_bit(ENTRY_TXD_RTS_FRAME, &txdesc->flags)) {
  318. __set_bit(ENTRY_TXD_FIRST_FRAGMENT, &txdesc->flags);
  319. txdesc->ifs = IFS_BACKOFF;
  320. } else
  321. txdesc->ifs = IFS_SIFS;
  322. /*
  323. * Determine rate modulation.
  324. */
  325. hwrate = rt2x00_get_rate(rate->hw_value);
  326. txdesc->rate_mode = RATE_MODE_CCK;
  327. if (hwrate->flags & DEV_RATE_OFDM)
  328. txdesc->rate_mode = RATE_MODE_OFDM;
  329. /*
  330. * Apply TX descriptor handling by components
  331. */
  332. rt2x00crypto_create_tx_descriptor(entry, txdesc);
  333. rt2x00ht_create_tx_descriptor(entry, txdesc, hwrate);
  334. rt2x00queue_create_tx_descriptor_seq(entry, txdesc);
  335. rt2x00queue_create_tx_descriptor_plcp(entry, txdesc, hwrate);
  336. }
  337. static int rt2x00queue_write_tx_data(struct queue_entry *entry,
  338. struct txentry_desc *txdesc)
  339. {
  340. struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
  341. /*
  342. * This should not happen, we already checked the entry
  343. * was ours. When the hardware disagrees there has been
  344. * a queue corruption!
  345. */
  346. if (unlikely(rt2x00dev->ops->lib->get_entry_state &&
  347. rt2x00dev->ops->lib->get_entry_state(entry))) {
  348. ERROR(rt2x00dev,
  349. "Corrupt queue %d, accessing entry which is not ours.\n"
  350. "Please file bug report to %s.\n",
  351. entry->queue->qid, DRV_PROJECT);
  352. return -EINVAL;
  353. }
  354. /*
  355. * Add the requested extra tx headroom in front of the skb.
  356. */
  357. skb_push(entry->skb, rt2x00dev->ops->extra_tx_headroom);
  358. memset(entry->skb->data, 0, rt2x00dev->ops->extra_tx_headroom);
  359. /*
  360. * Call the driver's write_tx_data function, if it exists.
  361. */
  362. if (rt2x00dev->ops->lib->write_tx_data)
  363. rt2x00dev->ops->lib->write_tx_data(entry, txdesc);
  364. /*
  365. * Map the skb to DMA.
  366. */
  367. if (test_bit(DRIVER_REQUIRE_DMA, &rt2x00dev->flags))
  368. rt2x00queue_map_txskb(entry);
  369. return 0;
  370. }
  371. static void rt2x00queue_write_tx_descriptor(struct queue_entry *entry,
  372. struct txentry_desc *txdesc)
  373. {
  374. struct data_queue *queue = entry->queue;
  375. queue->rt2x00dev->ops->lib->write_tx_desc(entry, txdesc);
  376. /*
  377. * All processing on the frame has been completed, this means
  378. * it is now ready to be dumped to userspace through debugfs.
  379. */
  380. rt2x00debug_dump_frame(queue->rt2x00dev, DUMP_FRAME_TX, entry->skb);
  381. }
  382. static void rt2x00queue_kick_tx_queue(struct data_queue *queue,
  383. struct txentry_desc *txdesc)
  384. {
  385. /*
  386. * Check if we need to kick the queue, there are however a few rules
  387. * 1) Don't kick unless this is the last in frame in a burst.
  388. * When the burst flag is set, this frame is always followed
  389. * by another frame which in some way are related to eachother.
  390. * This is true for fragments, RTS or CTS-to-self frames.
  391. * 2) Rule 1 can be broken when the available entries
  392. * in the queue are less then a certain threshold.
  393. */
  394. if (rt2x00queue_threshold(queue) ||
  395. !test_bit(ENTRY_TXD_BURST, &txdesc->flags))
  396. queue->rt2x00dev->ops->lib->kick_tx_queue(queue);
  397. }
  398. int rt2x00queue_write_tx_frame(struct data_queue *queue, struct sk_buff *skb,
  399. bool local)
  400. {
  401. struct ieee80211_tx_info *tx_info;
  402. struct queue_entry *entry = rt2x00queue_get_entry(queue, Q_INDEX);
  403. struct txentry_desc txdesc;
  404. struct skb_frame_desc *skbdesc;
  405. u8 rate_idx, rate_flags;
  406. if (unlikely(rt2x00queue_full(queue)))
  407. return -ENOBUFS;
  408. if (unlikely(test_and_set_bit(ENTRY_OWNER_DEVICE_DATA,
  409. &entry->flags))) {
  410. ERROR(queue->rt2x00dev,
  411. "Arrived at non-free entry in the non-full queue %d.\n"
  412. "Please file bug report to %s.\n",
  413. queue->qid, DRV_PROJECT);
  414. return -EINVAL;
  415. }
  416. /*
  417. * Copy all TX descriptor information into txdesc,
  418. * after that we are free to use the skb->cb array
  419. * for our information.
  420. */
  421. entry->skb = skb;
  422. rt2x00queue_create_tx_descriptor(entry, &txdesc);
  423. /*
  424. * All information is retrieved from the skb->cb array,
  425. * now we should claim ownership of the driver part of that
  426. * array, preserving the bitrate index and flags.
  427. */
  428. tx_info = IEEE80211_SKB_CB(skb);
  429. rate_idx = tx_info->control.rates[0].idx;
  430. rate_flags = tx_info->control.rates[0].flags;
  431. skbdesc = get_skb_frame_desc(skb);
  432. memset(skbdesc, 0, sizeof(*skbdesc));
  433. skbdesc->entry = entry;
  434. skbdesc->tx_rate_idx = rate_idx;
  435. skbdesc->tx_rate_flags = rate_flags;
  436. if (local)
  437. skbdesc->flags |= SKBDESC_NOT_MAC80211;
  438. /*
  439. * When hardware encryption is supported, and this frame
  440. * is to be encrypted, we should strip the IV/EIV data from
  441. * the frame so we can provide it to the driver separately.
  442. */
  443. if (test_bit(ENTRY_TXD_ENCRYPT, &txdesc.flags) &&
  444. !test_bit(ENTRY_TXD_ENCRYPT_IV, &txdesc.flags)) {
  445. if (test_bit(DRIVER_REQUIRE_COPY_IV, &queue->rt2x00dev->flags))
  446. rt2x00crypto_tx_copy_iv(skb, &txdesc);
  447. else
  448. rt2x00crypto_tx_remove_iv(skb, &txdesc);
  449. }
  450. /*
  451. * When DMA allocation is required we should guarentee to the
  452. * driver that the DMA is aligned to a 4-byte boundary.
  453. * However some drivers require L2 padding to pad the payload
  454. * rather then the header. This could be a requirement for
  455. * PCI and USB devices, while header alignment only is valid
  456. * for PCI devices.
  457. */
  458. if (test_bit(DRIVER_REQUIRE_L2PAD, &queue->rt2x00dev->flags))
  459. rt2x00queue_insert_l2pad(entry->skb, txdesc.header_length);
  460. else if (test_bit(DRIVER_REQUIRE_DMA, &queue->rt2x00dev->flags))
  461. rt2x00queue_align_frame(entry->skb);
  462. /*
  463. * It could be possible that the queue was corrupted and this
  464. * call failed. Since we always return NETDEV_TX_OK to mac80211,
  465. * this frame will simply be dropped.
  466. */
  467. if (unlikely(rt2x00queue_write_tx_data(entry, &txdesc))) {
  468. clear_bit(ENTRY_OWNER_DEVICE_DATA, &entry->flags);
  469. entry->skb = NULL;
  470. return -EIO;
  471. }
  472. set_bit(ENTRY_DATA_PENDING, &entry->flags);
  473. rt2x00queue_index_inc(queue, Q_INDEX);
  474. rt2x00queue_write_tx_descriptor(entry, &txdesc);
  475. rt2x00queue_kick_tx_queue(queue, &txdesc);
  476. return 0;
  477. }
  478. int rt2x00queue_update_beacon(struct rt2x00_dev *rt2x00dev,
  479. struct ieee80211_vif *vif,
  480. const bool enable_beacon)
  481. {
  482. struct rt2x00_intf *intf = vif_to_intf(vif);
  483. struct skb_frame_desc *skbdesc;
  484. struct txentry_desc txdesc;
  485. if (unlikely(!intf->beacon))
  486. return -ENOBUFS;
  487. mutex_lock(&intf->beacon_skb_mutex);
  488. /*
  489. * Clean up the beacon skb.
  490. */
  491. rt2x00queue_free_skb(intf->beacon);
  492. if (!enable_beacon) {
  493. rt2x00dev->ops->lib->kill_tx_queue(intf->beacon->queue);
  494. mutex_unlock(&intf->beacon_skb_mutex);
  495. return 0;
  496. }
  497. intf->beacon->skb = ieee80211_beacon_get(rt2x00dev->hw, vif);
  498. if (!intf->beacon->skb) {
  499. mutex_unlock(&intf->beacon_skb_mutex);
  500. return -ENOMEM;
  501. }
  502. /*
  503. * Copy all TX descriptor information into txdesc,
  504. * after that we are free to use the skb->cb array
  505. * for our information.
  506. */
  507. rt2x00queue_create_tx_descriptor(intf->beacon, &txdesc);
  508. /*
  509. * Fill in skb descriptor
  510. */
  511. skbdesc = get_skb_frame_desc(intf->beacon->skb);
  512. memset(skbdesc, 0, sizeof(*skbdesc));
  513. skbdesc->entry = intf->beacon;
  514. /*
  515. * Send beacon to hardware and enable beacon genaration..
  516. */
  517. rt2x00dev->ops->lib->write_beacon(intf->beacon, &txdesc);
  518. mutex_unlock(&intf->beacon_skb_mutex);
  519. return 0;
  520. }
  521. void rt2x00queue_for_each_entry(struct data_queue *queue,
  522. enum queue_index start,
  523. enum queue_index end,
  524. void (*fn)(struct queue_entry *entry))
  525. {
  526. unsigned long irqflags;
  527. unsigned int index_start;
  528. unsigned int index_end;
  529. unsigned int i;
  530. if (unlikely(start >= Q_INDEX_MAX || end >= Q_INDEX_MAX)) {
  531. ERROR(queue->rt2x00dev,
  532. "Entry requested from invalid index range (%d - %d)\n",
  533. start, end);
  534. return;
  535. }
  536. /*
  537. * Only protect the range we are going to loop over,
  538. * if during our loop a extra entry is set to pending
  539. * it should not be kicked during this run, since it
  540. * is part of another TX operation.
  541. */
  542. spin_lock_irqsave(&queue->index_lock, irqflags);
  543. index_start = queue->index[start];
  544. index_end = queue->index[end];
  545. spin_unlock_irqrestore(&queue->index_lock, irqflags);
  546. /*
  547. * Start from the TX done pointer, this guarentees that we will
  548. * send out all frames in the correct order.
  549. */
  550. if (index_start < index_end) {
  551. for (i = index_start; i < index_end; i++)
  552. fn(&queue->entries[i]);
  553. } else {
  554. for (i = index_start; i < queue->limit; i++)
  555. fn(&queue->entries[i]);
  556. for (i = 0; i < index_end; i++)
  557. fn(&queue->entries[i]);
  558. }
  559. }
  560. EXPORT_SYMBOL_GPL(rt2x00queue_for_each_entry);
  561. struct data_queue *rt2x00queue_get_queue(struct rt2x00_dev *rt2x00dev,
  562. const enum data_queue_qid queue)
  563. {
  564. int atim = test_bit(DRIVER_REQUIRE_ATIM_QUEUE, &rt2x00dev->flags);
  565. if (queue == QID_RX)
  566. return rt2x00dev->rx;
  567. if (queue < rt2x00dev->ops->tx_queues && rt2x00dev->tx)
  568. return &rt2x00dev->tx[queue];
  569. if (!rt2x00dev->bcn)
  570. return NULL;
  571. if (queue == QID_BEACON)
  572. return &rt2x00dev->bcn[0];
  573. else if (queue == QID_ATIM && atim)
  574. return &rt2x00dev->bcn[1];
  575. return NULL;
  576. }
  577. EXPORT_SYMBOL_GPL(rt2x00queue_get_queue);
  578. struct queue_entry *rt2x00queue_get_entry(struct data_queue *queue,
  579. enum queue_index index)
  580. {
  581. struct queue_entry *entry;
  582. unsigned long irqflags;
  583. if (unlikely(index >= Q_INDEX_MAX)) {
  584. ERROR(queue->rt2x00dev,
  585. "Entry requested from invalid index type (%d)\n", index);
  586. return NULL;
  587. }
  588. spin_lock_irqsave(&queue->index_lock, irqflags);
  589. entry = &queue->entries[queue->index[index]];
  590. spin_unlock_irqrestore(&queue->index_lock, irqflags);
  591. return entry;
  592. }
  593. EXPORT_SYMBOL_GPL(rt2x00queue_get_entry);
  594. void rt2x00queue_index_inc(struct data_queue *queue, enum queue_index index)
  595. {
  596. unsigned long irqflags;
  597. if (unlikely(index >= Q_INDEX_MAX)) {
  598. ERROR(queue->rt2x00dev,
  599. "Index change on invalid index type (%d)\n", index);
  600. return;
  601. }
  602. spin_lock_irqsave(&queue->index_lock, irqflags);
  603. queue->index[index]++;
  604. if (queue->index[index] >= queue->limit)
  605. queue->index[index] = 0;
  606. queue->last_action[index] = jiffies;
  607. if (index == Q_INDEX) {
  608. queue->length++;
  609. } else if (index == Q_INDEX_DONE) {
  610. queue->length--;
  611. queue->count++;
  612. }
  613. spin_unlock_irqrestore(&queue->index_lock, irqflags);
  614. }
  615. static void rt2x00queue_reset(struct data_queue *queue)
  616. {
  617. unsigned long irqflags;
  618. unsigned int i;
  619. spin_lock_irqsave(&queue->index_lock, irqflags);
  620. queue->count = 0;
  621. queue->length = 0;
  622. for (i = 0; i < Q_INDEX_MAX; i++) {
  623. queue->index[i] = 0;
  624. queue->last_action[i] = jiffies;
  625. }
  626. spin_unlock_irqrestore(&queue->index_lock, irqflags);
  627. }
  628. void rt2x00queue_stop_queues(struct rt2x00_dev *rt2x00dev)
  629. {
  630. struct data_queue *queue;
  631. txall_queue_for_each(rt2x00dev, queue)
  632. rt2x00dev->ops->lib->kill_tx_queue(queue);
  633. }
  634. void rt2x00queue_init_queues(struct rt2x00_dev *rt2x00dev)
  635. {
  636. struct data_queue *queue;
  637. unsigned int i;
  638. queue_for_each(rt2x00dev, queue) {
  639. rt2x00queue_reset(queue);
  640. for (i = 0; i < queue->limit; i++) {
  641. rt2x00dev->ops->lib->clear_entry(&queue->entries[i]);
  642. if (queue->qid == QID_RX)
  643. rt2x00queue_index_inc(queue, Q_INDEX);
  644. }
  645. }
  646. }
  647. static int rt2x00queue_alloc_entries(struct data_queue *queue,
  648. const struct data_queue_desc *qdesc)
  649. {
  650. struct queue_entry *entries;
  651. unsigned int entry_size;
  652. unsigned int i;
  653. rt2x00queue_reset(queue);
  654. queue->limit = qdesc->entry_num;
  655. queue->threshold = DIV_ROUND_UP(qdesc->entry_num, 10);
  656. queue->data_size = qdesc->data_size;
  657. queue->desc_size = qdesc->desc_size;
  658. /*
  659. * Allocate all queue entries.
  660. */
  661. entry_size = sizeof(*entries) + qdesc->priv_size;
  662. entries = kcalloc(queue->limit, entry_size, GFP_KERNEL);
  663. if (!entries)
  664. return -ENOMEM;
  665. #define QUEUE_ENTRY_PRIV_OFFSET(__base, __index, __limit, __esize, __psize) \
  666. (((char *)(__base)) + ((__limit) * (__esize)) + \
  667. ((__index) * (__psize)))
  668. for (i = 0; i < queue->limit; i++) {
  669. entries[i].flags = 0;
  670. entries[i].queue = queue;
  671. entries[i].skb = NULL;
  672. entries[i].entry_idx = i;
  673. entries[i].priv_data =
  674. QUEUE_ENTRY_PRIV_OFFSET(entries, i, queue->limit,
  675. sizeof(*entries), qdesc->priv_size);
  676. }
  677. #undef QUEUE_ENTRY_PRIV_OFFSET
  678. queue->entries = entries;
  679. return 0;
  680. }
  681. static void rt2x00queue_free_skbs(struct data_queue *queue)
  682. {
  683. unsigned int i;
  684. if (!queue->entries)
  685. return;
  686. for (i = 0; i < queue->limit; i++) {
  687. rt2x00queue_free_skb(&queue->entries[i]);
  688. }
  689. }
  690. static int rt2x00queue_alloc_rxskbs(struct data_queue *queue)
  691. {
  692. unsigned int i;
  693. struct sk_buff *skb;
  694. for (i = 0; i < queue->limit; i++) {
  695. skb = rt2x00queue_alloc_rxskb(&queue->entries[i]);
  696. if (!skb)
  697. return -ENOMEM;
  698. queue->entries[i].skb = skb;
  699. }
  700. return 0;
  701. }
  702. int rt2x00queue_initialize(struct rt2x00_dev *rt2x00dev)
  703. {
  704. struct data_queue *queue;
  705. int status;
  706. status = rt2x00queue_alloc_entries(rt2x00dev->rx, rt2x00dev->ops->rx);
  707. if (status)
  708. goto exit;
  709. tx_queue_for_each(rt2x00dev, queue) {
  710. status = rt2x00queue_alloc_entries(queue, rt2x00dev->ops->tx);
  711. if (status)
  712. goto exit;
  713. }
  714. status = rt2x00queue_alloc_entries(rt2x00dev->bcn, rt2x00dev->ops->bcn);
  715. if (status)
  716. goto exit;
  717. if (test_bit(DRIVER_REQUIRE_ATIM_QUEUE, &rt2x00dev->flags)) {
  718. status = rt2x00queue_alloc_entries(&rt2x00dev->bcn[1],
  719. rt2x00dev->ops->atim);
  720. if (status)
  721. goto exit;
  722. }
  723. status = rt2x00queue_alloc_rxskbs(rt2x00dev->rx);
  724. if (status)
  725. goto exit;
  726. return 0;
  727. exit:
  728. ERROR(rt2x00dev, "Queue entries allocation failed.\n");
  729. rt2x00queue_uninitialize(rt2x00dev);
  730. return status;
  731. }
  732. void rt2x00queue_uninitialize(struct rt2x00_dev *rt2x00dev)
  733. {
  734. struct data_queue *queue;
  735. rt2x00queue_free_skbs(rt2x00dev->rx);
  736. queue_for_each(rt2x00dev, queue) {
  737. kfree(queue->entries);
  738. queue->entries = NULL;
  739. }
  740. }
  741. static void rt2x00queue_init(struct rt2x00_dev *rt2x00dev,
  742. struct data_queue *queue, enum data_queue_qid qid)
  743. {
  744. spin_lock_init(&queue->index_lock);
  745. queue->rt2x00dev = rt2x00dev;
  746. queue->qid = qid;
  747. queue->txop = 0;
  748. queue->aifs = 2;
  749. queue->cw_min = 5;
  750. queue->cw_max = 10;
  751. }
  752. int rt2x00queue_allocate(struct rt2x00_dev *rt2x00dev)
  753. {
  754. struct data_queue *queue;
  755. enum data_queue_qid qid;
  756. unsigned int req_atim =
  757. !!test_bit(DRIVER_REQUIRE_ATIM_QUEUE, &rt2x00dev->flags);
  758. /*
  759. * We need the following queues:
  760. * RX: 1
  761. * TX: ops->tx_queues
  762. * Beacon: 1
  763. * Atim: 1 (if required)
  764. */
  765. rt2x00dev->data_queues = 2 + rt2x00dev->ops->tx_queues + req_atim;
  766. queue = kcalloc(rt2x00dev->data_queues, sizeof(*queue), GFP_KERNEL);
  767. if (!queue) {
  768. ERROR(rt2x00dev, "Queue allocation failed.\n");
  769. return -ENOMEM;
  770. }
  771. /*
  772. * Initialize pointers
  773. */
  774. rt2x00dev->rx = queue;
  775. rt2x00dev->tx = &queue[1];
  776. rt2x00dev->bcn = &queue[1 + rt2x00dev->ops->tx_queues];
  777. /*
  778. * Initialize queue parameters.
  779. * RX: qid = QID_RX
  780. * TX: qid = QID_AC_BE + index
  781. * TX: cw_min: 2^5 = 32.
  782. * TX: cw_max: 2^10 = 1024.
  783. * BCN: qid = QID_BEACON
  784. * ATIM: qid = QID_ATIM
  785. */
  786. rt2x00queue_init(rt2x00dev, rt2x00dev->rx, QID_RX);
  787. qid = QID_AC_BE;
  788. tx_queue_for_each(rt2x00dev, queue)
  789. rt2x00queue_init(rt2x00dev, queue, qid++);
  790. rt2x00queue_init(rt2x00dev, &rt2x00dev->bcn[0], QID_BEACON);
  791. if (req_atim)
  792. rt2x00queue_init(rt2x00dev, &rt2x00dev->bcn[1], QID_ATIM);
  793. return 0;
  794. }
  795. void rt2x00queue_free(struct rt2x00_dev *rt2x00dev)
  796. {
  797. kfree(rt2x00dev->rx);
  798. rt2x00dev->rx = NULL;
  799. rt2x00dev->tx = NULL;
  800. rt2x00dev->bcn = NULL;
  801. }