io_32.h 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284
  1. #ifndef _ASM_IO_H
  2. #define _ASM_IO_H
  3. #include <linux/string.h>
  4. #include <linux/compiler.h>
  5. /*
  6. * This file contains the definitions for the x86 IO instructions
  7. * inb/inw/inl/outb/outw/outl and the "string versions" of the same
  8. * (insb/insw/insl/outsb/outsw/outsl). You can also use "pausing"
  9. * versions of the single-IO instructions (inb_p/inw_p/..).
  10. *
  11. * This file is not meant to be obfuscating: it's just complicated
  12. * to (a) handle it all in a way that makes gcc able to optimize it
  13. * as well as possible and (b) trying to avoid writing the same thing
  14. * over and over again with slight variations and possibly making a
  15. * mistake somewhere.
  16. */
  17. /*
  18. * Thanks to James van Artsdalen for a better timing-fix than
  19. * the two short jumps: using outb's to a nonexistent port seems
  20. * to guarantee better timings even on fast machines.
  21. *
  22. * On the other hand, I'd like to be sure of a non-existent port:
  23. * I feel a bit unsafe about using 0x80 (should be safe, though)
  24. *
  25. * Linus
  26. */
  27. /*
  28. * Bit simplified and optimized by Jan Hubicka
  29. * Support of BIGMEM added by Gerhard Wichert, Siemens AG, July 1999.
  30. *
  31. * isa_memset_io, isa_memcpy_fromio, isa_memcpy_toio added,
  32. * isa_read[wl] and isa_write[wl] fixed
  33. * - Arnaldo Carvalho de Melo <acme@conectiva.com.br>
  34. */
  35. #define IO_SPACE_LIMIT 0xffff
  36. #define XQUAD_PORTIO_BASE 0xfe400000
  37. #define XQUAD_PORTIO_QUAD 0x40000 /* 256k per quad. */
  38. #ifdef __KERNEL__
  39. #include <asm-generic/iomap.h>
  40. #include <linux/vmalloc.h>
  41. /*
  42. * Convert a virtual cached pointer to an uncached pointer
  43. */
  44. #define xlate_dev_kmem_ptr(p) p
  45. /**
  46. * virt_to_phys - map virtual addresses to physical
  47. * @address: address to remap
  48. *
  49. * The returned physical address is the physical (CPU) mapping for
  50. * the memory address given. It is only valid to use this function on
  51. * addresses directly mapped or allocated via kmalloc.
  52. *
  53. * This function does not give bus mappings for DMA transfers. In
  54. * almost all conceivable cases a device driver should not be using
  55. * this function
  56. */
  57. static inline unsigned long virt_to_phys(volatile void *address)
  58. {
  59. return __pa(address);
  60. }
  61. /**
  62. * phys_to_virt - map physical address to virtual
  63. * @address: address to remap
  64. *
  65. * The returned virtual address is a current CPU mapping for
  66. * the memory address given. It is only valid to use this function on
  67. * addresses that have a kernel mapping
  68. *
  69. * This function does not handle bus mappings for DMA transfers. In
  70. * almost all conceivable cases a device driver should not be using
  71. * this function
  72. */
  73. static inline void *phys_to_virt(unsigned long address)
  74. {
  75. return __va(address);
  76. }
  77. /*
  78. * Change "struct page" to physical address.
  79. */
  80. #define page_to_phys(page) ((dma_addr_t)page_to_pfn(page) << PAGE_SHIFT)
  81. /**
  82. * ioremap - map bus memory into CPU space
  83. * @offset: bus address of the memory
  84. * @size: size of the resource to map
  85. *
  86. * ioremap performs a platform specific sequence of operations to
  87. * make bus memory CPU accessible via the readb/readw/readl/writeb/
  88. * writew/writel functions and the other mmio helpers. The returned
  89. * address is not guaranteed to be usable directly as a virtual
  90. * address.
  91. *
  92. * If the area you are trying to map is a PCI BAR you should have a
  93. * look at pci_iomap().
  94. */
  95. extern void __iomem *ioremap_nocache(resource_size_t offset, unsigned long size);
  96. extern void __iomem *ioremap_cache(resource_size_t offset, unsigned long size);
  97. extern void __iomem *ioremap_prot(resource_size_t offset, unsigned long size,
  98. unsigned long prot_val);
  99. /*
  100. * The default ioremap() behavior is non-cached:
  101. */
  102. static inline void __iomem *ioremap(resource_size_t offset, unsigned long size)
  103. {
  104. return ioremap_nocache(offset, size);
  105. }
  106. extern void iounmap(volatile void __iomem *addr);
  107. /*
  108. * ISA I/O bus memory addresses are 1:1 with the physical address.
  109. */
  110. #define isa_virt_to_bus virt_to_phys
  111. #define isa_page_to_bus page_to_phys
  112. #define isa_bus_to_virt phys_to_virt
  113. /*
  114. * However PCI ones are not necessarily 1:1 and therefore these interfaces
  115. * are forbidden in portable PCI drivers.
  116. *
  117. * Allow them on x86 for legacy drivers, though.
  118. */
  119. #define virt_to_bus virt_to_phys
  120. #define bus_to_virt phys_to_virt
  121. static inline void
  122. memset_io(volatile void __iomem *addr, unsigned char val, int count)
  123. {
  124. memset((void __force *)addr, val, count);
  125. }
  126. static inline void
  127. memcpy_fromio(void *dst, const volatile void __iomem *src, int count)
  128. {
  129. __memcpy(dst, (const void __force *)src, count);
  130. }
  131. static inline void
  132. memcpy_toio(volatile void __iomem *dst, const void *src, int count)
  133. {
  134. __memcpy((void __force *)dst, src, count);
  135. }
  136. /*
  137. * ISA space is 'always mapped' on a typical x86 system, no need to
  138. * explicitly ioremap() it. The fact that the ISA IO space is mapped
  139. * to PAGE_OFFSET is pure coincidence - it does not mean ISA values
  140. * are physical addresses. The following constant pointer can be
  141. * used as the IO-area pointer (it can be iounmapped as well, so the
  142. * analogy with PCI is quite large):
  143. */
  144. #define __ISA_IO_base ((char __iomem *)(PAGE_OFFSET))
  145. /*
  146. * Cache management
  147. *
  148. * This needed for two cases
  149. * 1. Out of order aware processors
  150. * 2. Accidentally out of order processors (PPro errata #51)
  151. */
  152. #if defined(CONFIG_X86_OOSTORE) || defined(CONFIG_X86_PPRO_FENCE)
  153. static inline void flush_write_buffers(void)
  154. {
  155. asm volatile("lock; addl $0,0(%%esp)": : :"memory");
  156. }
  157. #else
  158. #define flush_write_buffers() do { } while (0)
  159. #endif
  160. #endif /* __KERNEL__ */
  161. extern void native_io_delay(void);
  162. extern int io_delay_type;
  163. extern void io_delay_init(void);
  164. #if defined(CONFIG_PARAVIRT)
  165. #include <asm/paravirt.h>
  166. #else
  167. static inline void slow_down_io(void)
  168. {
  169. native_io_delay();
  170. #ifdef REALLY_SLOW_IO
  171. native_io_delay();
  172. native_io_delay();
  173. native_io_delay();
  174. #endif
  175. }
  176. #endif
  177. #define __BUILDIO(bwl, bw, type) \
  178. static inline void out##bwl(unsigned type value, int port) \
  179. { \
  180. out##bwl##_local(value, port); \
  181. } \
  182. \
  183. static inline unsigned type in##bwl(int port) \
  184. { \
  185. return in##bwl##_local(port); \
  186. }
  187. #define BUILDIO(bwl, bw, type) \
  188. static inline void out##bwl##_local(unsigned type value, int port) \
  189. { \
  190. asm volatile("out" #bwl " %" #bw "0, %w1" \
  191. : : "a"(value), "Nd"(port)); \
  192. } \
  193. \
  194. static inline unsigned type in##bwl##_local(int port) \
  195. { \
  196. unsigned type value; \
  197. asm volatile("in" #bwl " %w1, %" #bw "0" \
  198. : "=a"(value) : "Nd"(port)); \
  199. return value; \
  200. } \
  201. \
  202. static inline void out##bwl##_local_p(unsigned type value, int port) \
  203. { \
  204. out##bwl##_local(value, port); \
  205. slow_down_io(); \
  206. } \
  207. \
  208. static inline unsigned type in##bwl##_local_p(int port) \
  209. { \
  210. unsigned type value = in##bwl##_local(port); \
  211. slow_down_io(); \
  212. return value; \
  213. } \
  214. \
  215. __BUILDIO(bwl, bw, type) \
  216. \
  217. static inline void out##bwl##_p(unsigned type value, int port) \
  218. { \
  219. out##bwl(value, port); \
  220. slow_down_io(); \
  221. } \
  222. \
  223. static inline unsigned type in##bwl##_p(int port) \
  224. { \
  225. unsigned type value = in##bwl(port); \
  226. slow_down_io(); \
  227. return value; \
  228. } \
  229. \
  230. static inline void outs##bwl(int port, const void *addr, unsigned long count) \
  231. { \
  232. asm volatile("rep; outs" #bwl \
  233. : "+S"(addr), "+c"(count) : "d"(port)); \
  234. } \
  235. \
  236. static inline void ins##bwl(int port, void *addr, unsigned long count) \
  237. { \
  238. asm volatile("rep; ins" #bwl \
  239. : "+D"(addr), "+c"(count) : "d"(port)); \
  240. }
  241. BUILDIO(b, b, char)
  242. BUILDIO(w, w, short)
  243. BUILDIO(l, , int)
  244. #endif