be_main.c 51 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032
  1. /*
  2. * Copyright (C) 2005 - 2009 ServerEngines
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License version 2
  7. * as published by the Free Software Foundation. The full GNU General
  8. * Public License is included in this distribution in the file called COPYING.
  9. *
  10. * Contact Information:
  11. * linux-drivers@serverengines.com
  12. *
  13. * ServerEngines
  14. * 209 N. Fair Oaks Ave
  15. * Sunnyvale, CA 94085
  16. */
  17. #include "be.h"
  18. #include "be_cmds.h"
  19. #include <asm/div64.h>
  20. MODULE_VERSION(DRV_VER);
  21. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  22. MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
  23. MODULE_AUTHOR("ServerEngines Corporation");
  24. MODULE_LICENSE("GPL");
  25. static unsigned int rx_frag_size = 2048;
  26. module_param(rx_frag_size, uint, S_IRUGO);
  27. MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
  28. static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
  29. { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
  30. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
  31. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
  32. { 0 }
  33. };
  34. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  35. static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
  36. {
  37. struct be_dma_mem *mem = &q->dma_mem;
  38. if (mem->va)
  39. pci_free_consistent(adapter->pdev, mem->size,
  40. mem->va, mem->dma);
  41. }
  42. static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
  43. u16 len, u16 entry_size)
  44. {
  45. struct be_dma_mem *mem = &q->dma_mem;
  46. memset(q, 0, sizeof(*q));
  47. q->len = len;
  48. q->entry_size = entry_size;
  49. mem->size = len * entry_size;
  50. mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
  51. if (!mem->va)
  52. return -1;
  53. memset(mem->va, 0, mem->size);
  54. return 0;
  55. }
  56. static void be_intr_set(struct be_adapter *adapter, bool enable)
  57. {
  58. u8 __iomem *addr = adapter->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
  59. u32 reg = ioread32(addr);
  60. u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  61. if (!enabled && enable)
  62. reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  63. else if (enabled && !enable)
  64. reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  65. else
  66. return;
  67. iowrite32(reg, addr);
  68. }
  69. static void be_rxq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
  70. {
  71. u32 val = 0;
  72. val |= qid & DB_RQ_RING_ID_MASK;
  73. val |= posted << DB_RQ_NUM_POSTED_SHIFT;
  74. iowrite32(val, adapter->db + DB_RQ_OFFSET);
  75. }
  76. static void be_txq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
  77. {
  78. u32 val = 0;
  79. val |= qid & DB_TXULP_RING_ID_MASK;
  80. val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
  81. iowrite32(val, adapter->db + DB_TXULP1_OFFSET);
  82. }
  83. static void be_eq_notify(struct be_adapter *adapter, u16 qid,
  84. bool arm, bool clear_int, u16 num_popped)
  85. {
  86. u32 val = 0;
  87. val |= qid & DB_EQ_RING_ID_MASK;
  88. if (arm)
  89. val |= 1 << DB_EQ_REARM_SHIFT;
  90. if (clear_int)
  91. val |= 1 << DB_EQ_CLR_SHIFT;
  92. val |= 1 << DB_EQ_EVNT_SHIFT;
  93. val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
  94. iowrite32(val, adapter->db + DB_EQ_OFFSET);
  95. }
  96. void be_cq_notify(struct be_adapter *adapter, u16 qid, bool arm, u16 num_popped)
  97. {
  98. u32 val = 0;
  99. val |= qid & DB_CQ_RING_ID_MASK;
  100. if (arm)
  101. val |= 1 << DB_CQ_REARM_SHIFT;
  102. val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
  103. iowrite32(val, adapter->db + DB_CQ_OFFSET);
  104. }
  105. static int be_mac_addr_set(struct net_device *netdev, void *p)
  106. {
  107. struct be_adapter *adapter = netdev_priv(netdev);
  108. struct sockaddr *addr = p;
  109. int status = 0;
  110. status = be_cmd_pmac_del(adapter, adapter->if_handle, adapter->pmac_id);
  111. if (status)
  112. return status;
  113. status = be_cmd_pmac_add(adapter, (u8 *)addr->sa_data,
  114. adapter->if_handle, &adapter->pmac_id);
  115. if (!status)
  116. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  117. return status;
  118. }
  119. static void netdev_stats_update(struct be_adapter *adapter)
  120. {
  121. struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
  122. struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
  123. struct be_port_rxf_stats *port_stats =
  124. &rxf_stats->port[adapter->port_num];
  125. struct net_device_stats *dev_stats = &adapter->stats.net_stats;
  126. struct be_erx_stats *erx_stats = &hw_stats->erx;
  127. dev_stats->rx_packets = port_stats->rx_total_frames;
  128. dev_stats->tx_packets = port_stats->tx_unicastframes +
  129. port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
  130. dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
  131. (u64) port_stats->rx_bytes_lsd;
  132. dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
  133. (u64) port_stats->tx_bytes_lsd;
  134. /* bad pkts received */
  135. dev_stats->rx_errors = port_stats->rx_crc_errors +
  136. port_stats->rx_alignment_symbol_errors +
  137. port_stats->rx_in_range_errors +
  138. port_stats->rx_out_range_errors +
  139. port_stats->rx_frame_too_long +
  140. port_stats->rx_dropped_too_small +
  141. port_stats->rx_dropped_too_short +
  142. port_stats->rx_dropped_header_too_small +
  143. port_stats->rx_dropped_tcp_length +
  144. port_stats->rx_dropped_runt +
  145. port_stats->rx_tcp_checksum_errs +
  146. port_stats->rx_ip_checksum_errs +
  147. port_stats->rx_udp_checksum_errs;
  148. /* no space in linux buffers: best possible approximation */
  149. dev_stats->rx_dropped = erx_stats->rx_drops_no_fragments[0];
  150. /* detailed rx errors */
  151. dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
  152. port_stats->rx_out_range_errors +
  153. port_stats->rx_frame_too_long;
  154. /* receive ring buffer overflow */
  155. dev_stats->rx_over_errors = 0;
  156. dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
  157. /* frame alignment errors */
  158. dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
  159. /* receiver fifo overrun */
  160. /* drops_no_pbuf is no per i/f, it's per BE card */
  161. dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
  162. port_stats->rx_input_fifo_overflow +
  163. rxf_stats->rx_drops_no_pbuf;
  164. /* receiver missed packetd */
  165. dev_stats->rx_missed_errors = 0;
  166. /* packet transmit problems */
  167. dev_stats->tx_errors = 0;
  168. /* no space available in linux */
  169. dev_stats->tx_dropped = 0;
  170. dev_stats->multicast = port_stats->tx_multicastframes;
  171. dev_stats->collisions = 0;
  172. /* detailed tx_errors */
  173. dev_stats->tx_aborted_errors = 0;
  174. dev_stats->tx_carrier_errors = 0;
  175. dev_stats->tx_fifo_errors = 0;
  176. dev_stats->tx_heartbeat_errors = 0;
  177. dev_stats->tx_window_errors = 0;
  178. }
  179. void be_link_status_update(struct be_adapter *adapter, bool link_up)
  180. {
  181. struct net_device *netdev = adapter->netdev;
  182. /* If link came up or went down */
  183. if (adapter->link_up != link_up) {
  184. if (link_up) {
  185. netif_start_queue(netdev);
  186. netif_carrier_on(netdev);
  187. printk(KERN_INFO "%s: Link up\n", netdev->name);
  188. } else {
  189. netif_stop_queue(netdev);
  190. netif_carrier_off(netdev);
  191. printk(KERN_INFO "%s: Link down\n", netdev->name);
  192. }
  193. adapter->link_up = link_up;
  194. }
  195. }
  196. /* Update the EQ delay n BE based on the RX frags consumed / sec */
  197. static void be_rx_eqd_update(struct be_adapter *adapter)
  198. {
  199. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  200. struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
  201. ulong now = jiffies;
  202. u32 eqd;
  203. if (!rx_eq->enable_aic)
  204. return;
  205. /* Wrapped around */
  206. if (time_before(now, stats->rx_fps_jiffies)) {
  207. stats->rx_fps_jiffies = now;
  208. return;
  209. }
  210. /* Update once a second */
  211. if ((now - stats->rx_fps_jiffies) < HZ)
  212. return;
  213. stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
  214. ((now - stats->rx_fps_jiffies) / HZ);
  215. stats->rx_fps_jiffies = now;
  216. stats->be_prev_rx_frags = stats->be_rx_frags;
  217. eqd = stats->be_rx_fps / 110000;
  218. eqd = eqd << 3;
  219. if (eqd > rx_eq->max_eqd)
  220. eqd = rx_eq->max_eqd;
  221. if (eqd < rx_eq->min_eqd)
  222. eqd = rx_eq->min_eqd;
  223. if (eqd < 10)
  224. eqd = 0;
  225. if (eqd != rx_eq->cur_eqd)
  226. be_cmd_modify_eqd(adapter, rx_eq->q.id, eqd);
  227. rx_eq->cur_eqd = eqd;
  228. }
  229. static struct net_device_stats *be_get_stats(struct net_device *dev)
  230. {
  231. struct be_adapter *adapter = netdev_priv(dev);
  232. return &adapter->stats.net_stats;
  233. }
  234. static u32 be_calc_rate(u64 bytes, unsigned long ticks)
  235. {
  236. u64 rate = bytes;
  237. do_div(rate, ticks / HZ);
  238. rate <<= 3; /* bytes/sec -> bits/sec */
  239. do_div(rate, 1000000ul); /* MB/Sec */
  240. return rate;
  241. }
  242. static void be_tx_rate_update(struct be_adapter *adapter)
  243. {
  244. struct be_drvr_stats *stats = drvr_stats(adapter);
  245. ulong now = jiffies;
  246. /* Wrapped around? */
  247. if (time_before(now, stats->be_tx_jiffies)) {
  248. stats->be_tx_jiffies = now;
  249. return;
  250. }
  251. /* Update tx rate once in two seconds */
  252. if ((now - stats->be_tx_jiffies) > 2 * HZ) {
  253. stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
  254. - stats->be_tx_bytes_prev,
  255. now - stats->be_tx_jiffies);
  256. stats->be_tx_jiffies = now;
  257. stats->be_tx_bytes_prev = stats->be_tx_bytes;
  258. }
  259. }
  260. static void be_tx_stats_update(struct be_adapter *adapter,
  261. u32 wrb_cnt, u32 copied, bool stopped)
  262. {
  263. struct be_drvr_stats *stats = drvr_stats(adapter);
  264. stats->be_tx_reqs++;
  265. stats->be_tx_wrbs += wrb_cnt;
  266. stats->be_tx_bytes += copied;
  267. if (stopped)
  268. stats->be_tx_stops++;
  269. }
  270. /* Determine number of WRB entries needed to xmit data in an skb */
  271. static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
  272. {
  273. int cnt = (skb->len > skb->data_len);
  274. cnt += skb_shinfo(skb)->nr_frags;
  275. /* to account for hdr wrb */
  276. cnt++;
  277. if (cnt & 1) {
  278. /* add a dummy to make it an even num */
  279. cnt++;
  280. *dummy = true;
  281. } else
  282. *dummy = false;
  283. BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
  284. return cnt;
  285. }
  286. static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
  287. {
  288. wrb->frag_pa_hi = upper_32_bits(addr);
  289. wrb->frag_pa_lo = addr & 0xFFFFFFFF;
  290. wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
  291. }
  292. static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
  293. bool vlan, u32 wrb_cnt, u32 len)
  294. {
  295. memset(hdr, 0, sizeof(*hdr));
  296. AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
  297. if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
  298. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
  299. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
  300. hdr, skb_shinfo(skb)->gso_size);
  301. } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
  302. if (is_tcp_pkt(skb))
  303. AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
  304. else if (is_udp_pkt(skb))
  305. AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
  306. }
  307. if (vlan && vlan_tx_tag_present(skb)) {
  308. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
  309. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
  310. hdr, vlan_tx_tag_get(skb));
  311. }
  312. AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
  313. AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
  314. AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
  315. AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
  316. }
  317. static int make_tx_wrbs(struct be_adapter *adapter,
  318. struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
  319. {
  320. u64 busaddr;
  321. u32 i, copied = 0;
  322. struct pci_dev *pdev = adapter->pdev;
  323. struct sk_buff *first_skb = skb;
  324. struct be_queue_info *txq = &adapter->tx_obj.q;
  325. struct be_eth_wrb *wrb;
  326. struct be_eth_hdr_wrb *hdr;
  327. atomic_add(wrb_cnt, &txq->used);
  328. hdr = queue_head_node(txq);
  329. queue_head_inc(txq);
  330. if (skb->len > skb->data_len) {
  331. int len = skb->len - skb->data_len;
  332. busaddr = pci_map_single(pdev, skb->data, len,
  333. PCI_DMA_TODEVICE);
  334. wrb = queue_head_node(txq);
  335. wrb_fill(wrb, busaddr, len);
  336. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  337. queue_head_inc(txq);
  338. copied += len;
  339. }
  340. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  341. struct skb_frag_struct *frag =
  342. &skb_shinfo(skb)->frags[i];
  343. busaddr = pci_map_page(pdev, frag->page,
  344. frag->page_offset,
  345. frag->size, PCI_DMA_TODEVICE);
  346. wrb = queue_head_node(txq);
  347. wrb_fill(wrb, busaddr, frag->size);
  348. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  349. queue_head_inc(txq);
  350. copied += frag->size;
  351. }
  352. if (dummy_wrb) {
  353. wrb = queue_head_node(txq);
  354. wrb_fill(wrb, 0, 0);
  355. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  356. queue_head_inc(txq);
  357. }
  358. wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
  359. wrb_cnt, copied);
  360. be_dws_cpu_to_le(hdr, sizeof(*hdr));
  361. return copied;
  362. }
  363. static int be_xmit(struct sk_buff *skb, struct net_device *netdev)
  364. {
  365. struct be_adapter *adapter = netdev_priv(netdev);
  366. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  367. struct be_queue_info *txq = &tx_obj->q;
  368. u32 wrb_cnt = 0, copied = 0;
  369. u32 start = txq->head;
  370. bool dummy_wrb, stopped = false;
  371. wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
  372. copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
  373. /* record the sent skb in the sent_skb table */
  374. BUG_ON(tx_obj->sent_skb_list[start]);
  375. tx_obj->sent_skb_list[start] = skb;
  376. /* Ensure that txq has space for the next skb; Else stop the queue
  377. * *BEFORE* ringing the tx doorbell, so that we serialze the
  378. * tx compls of the current transmit which'll wake up the queue
  379. */
  380. if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >= txq->len) {
  381. netif_stop_queue(netdev);
  382. stopped = true;
  383. }
  384. be_txq_notify(adapter, txq->id, wrb_cnt);
  385. be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
  386. return NETDEV_TX_OK;
  387. }
  388. static int be_change_mtu(struct net_device *netdev, int new_mtu)
  389. {
  390. struct be_adapter *adapter = netdev_priv(netdev);
  391. if (new_mtu < BE_MIN_MTU ||
  392. new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
  393. dev_info(&adapter->pdev->dev,
  394. "MTU must be between %d and %d bytes\n",
  395. BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
  396. return -EINVAL;
  397. }
  398. dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
  399. netdev->mtu, new_mtu);
  400. netdev->mtu = new_mtu;
  401. return 0;
  402. }
  403. /*
  404. * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
  405. * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
  406. * set the BE in promiscuous VLAN mode.
  407. */
  408. static void be_vid_config(struct net_device *netdev)
  409. {
  410. struct be_adapter *adapter = netdev_priv(netdev);
  411. u16 vtag[BE_NUM_VLANS_SUPPORTED];
  412. u16 ntags = 0, i;
  413. if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
  414. /* Construct VLAN Table to give to HW */
  415. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  416. if (adapter->vlan_tag[i]) {
  417. vtag[ntags] = cpu_to_le16(i);
  418. ntags++;
  419. }
  420. }
  421. be_cmd_vlan_config(adapter, adapter->if_handle,
  422. vtag, ntags, 1, 0);
  423. } else {
  424. be_cmd_vlan_config(adapter, adapter->if_handle,
  425. NULL, 0, 1, 1);
  426. }
  427. }
  428. static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
  429. {
  430. struct be_adapter *adapter = netdev_priv(netdev);
  431. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  432. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  433. be_eq_notify(adapter, rx_eq->q.id, false, false, 0);
  434. be_eq_notify(adapter, tx_eq->q.id, false, false, 0);
  435. adapter->vlan_grp = grp;
  436. be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
  437. be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
  438. }
  439. static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
  440. {
  441. struct be_adapter *adapter = netdev_priv(netdev);
  442. adapter->num_vlans++;
  443. adapter->vlan_tag[vid] = 1;
  444. be_vid_config(netdev);
  445. }
  446. static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
  447. {
  448. struct be_adapter *adapter = netdev_priv(netdev);
  449. adapter->num_vlans--;
  450. adapter->vlan_tag[vid] = 0;
  451. vlan_group_set_device(adapter->vlan_grp, vid, NULL);
  452. be_vid_config(netdev);
  453. }
  454. static void be_set_multicast_list(struct net_device *netdev)
  455. {
  456. struct be_adapter *adapter = netdev_priv(netdev);
  457. if (netdev->flags & IFF_PROMISC) {
  458. be_cmd_promiscuous_config(adapter, adapter->port_num, 1);
  459. adapter->promiscuous = true;
  460. goto done;
  461. }
  462. /* BE was previously in promiscous mode; disable it */
  463. if (adapter->promiscuous) {
  464. adapter->promiscuous = false;
  465. be_cmd_promiscuous_config(adapter, adapter->port_num, 0);
  466. }
  467. if (netdev->flags & IFF_ALLMULTI) {
  468. be_cmd_multicast_set(adapter, adapter->if_handle, NULL, 0);
  469. goto done;
  470. }
  471. be_cmd_multicast_set(adapter, adapter->if_handle, netdev->mc_list,
  472. netdev->mc_count);
  473. done:
  474. return;
  475. }
  476. static void be_rx_rate_update(struct be_adapter *adapter)
  477. {
  478. struct be_drvr_stats *stats = drvr_stats(adapter);
  479. ulong now = jiffies;
  480. /* Wrapped around */
  481. if (time_before(now, stats->be_rx_jiffies)) {
  482. stats->be_rx_jiffies = now;
  483. return;
  484. }
  485. /* Update the rate once in two seconds */
  486. if ((now - stats->be_rx_jiffies) < 2 * HZ)
  487. return;
  488. stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
  489. - stats->be_rx_bytes_prev,
  490. now - stats->be_rx_jiffies);
  491. stats->be_rx_jiffies = now;
  492. stats->be_rx_bytes_prev = stats->be_rx_bytes;
  493. }
  494. static void be_rx_stats_update(struct be_adapter *adapter,
  495. u32 pktsize, u16 numfrags)
  496. {
  497. struct be_drvr_stats *stats = drvr_stats(adapter);
  498. stats->be_rx_compl++;
  499. stats->be_rx_frags += numfrags;
  500. stats->be_rx_bytes += pktsize;
  501. }
  502. static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
  503. {
  504. u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
  505. l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
  506. ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
  507. ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
  508. if (ip_version) {
  509. tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  510. udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
  511. }
  512. ipv6_chk = (ip_version && (tcpf || udpf));
  513. return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
  514. }
  515. static struct be_rx_page_info *
  516. get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
  517. {
  518. struct be_rx_page_info *rx_page_info;
  519. struct be_queue_info *rxq = &adapter->rx_obj.q;
  520. rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
  521. BUG_ON(!rx_page_info->page);
  522. if (rx_page_info->last_page_user)
  523. pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
  524. adapter->big_page_size, PCI_DMA_FROMDEVICE);
  525. atomic_dec(&rxq->used);
  526. return rx_page_info;
  527. }
  528. /* Throwaway the data in the Rx completion */
  529. static void be_rx_compl_discard(struct be_adapter *adapter,
  530. struct be_eth_rx_compl *rxcp)
  531. {
  532. struct be_queue_info *rxq = &adapter->rx_obj.q;
  533. struct be_rx_page_info *page_info;
  534. u16 rxq_idx, i, num_rcvd;
  535. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  536. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  537. for (i = 0; i < num_rcvd; i++) {
  538. page_info = get_rx_page_info(adapter, rxq_idx);
  539. put_page(page_info->page);
  540. memset(page_info, 0, sizeof(*page_info));
  541. index_inc(&rxq_idx, rxq->len);
  542. }
  543. }
  544. /*
  545. * skb_fill_rx_data forms a complete skb for an ether frame
  546. * indicated by rxcp.
  547. */
  548. static void skb_fill_rx_data(struct be_adapter *adapter,
  549. struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
  550. {
  551. struct be_queue_info *rxq = &adapter->rx_obj.q;
  552. struct be_rx_page_info *page_info;
  553. u16 rxq_idx, i, num_rcvd, j;
  554. u32 pktsize, hdr_len, curr_frag_len, size;
  555. u8 *start;
  556. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  557. pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  558. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  559. page_info = get_rx_page_info(adapter, rxq_idx);
  560. start = page_address(page_info->page) + page_info->page_offset;
  561. prefetch(start);
  562. /* Copy data in the first descriptor of this completion */
  563. curr_frag_len = min(pktsize, rx_frag_size);
  564. /* Copy the header portion into skb_data */
  565. hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
  566. memcpy(skb->data, start, hdr_len);
  567. skb->len = curr_frag_len;
  568. if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
  569. /* Complete packet has now been moved to data */
  570. put_page(page_info->page);
  571. skb->data_len = 0;
  572. skb->tail += curr_frag_len;
  573. } else {
  574. skb_shinfo(skb)->nr_frags = 1;
  575. skb_shinfo(skb)->frags[0].page = page_info->page;
  576. skb_shinfo(skb)->frags[0].page_offset =
  577. page_info->page_offset + hdr_len;
  578. skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
  579. skb->data_len = curr_frag_len - hdr_len;
  580. skb->tail += hdr_len;
  581. }
  582. memset(page_info, 0, sizeof(*page_info));
  583. if (pktsize <= rx_frag_size) {
  584. BUG_ON(num_rcvd != 1);
  585. goto done;
  586. }
  587. /* More frags present for this completion */
  588. size = pktsize;
  589. for (i = 1, j = 0; i < num_rcvd; i++) {
  590. size -= curr_frag_len;
  591. index_inc(&rxq_idx, rxq->len);
  592. page_info = get_rx_page_info(adapter, rxq_idx);
  593. curr_frag_len = min(size, rx_frag_size);
  594. /* Coalesce all frags from the same physical page in one slot */
  595. if (page_info->page_offset == 0) {
  596. /* Fresh page */
  597. j++;
  598. skb_shinfo(skb)->frags[j].page = page_info->page;
  599. skb_shinfo(skb)->frags[j].page_offset =
  600. page_info->page_offset;
  601. skb_shinfo(skb)->frags[j].size = 0;
  602. skb_shinfo(skb)->nr_frags++;
  603. } else {
  604. put_page(page_info->page);
  605. }
  606. skb_shinfo(skb)->frags[j].size += curr_frag_len;
  607. skb->len += curr_frag_len;
  608. skb->data_len += curr_frag_len;
  609. memset(page_info, 0, sizeof(*page_info));
  610. }
  611. BUG_ON(j > MAX_SKB_FRAGS);
  612. done:
  613. be_rx_stats_update(adapter, pktsize, num_rcvd);
  614. return;
  615. }
  616. /* Process the RX completion indicated by rxcp when GRO is disabled */
  617. static void be_rx_compl_process(struct be_adapter *adapter,
  618. struct be_eth_rx_compl *rxcp)
  619. {
  620. struct sk_buff *skb;
  621. u32 vtp, vid;
  622. vtp = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  623. skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
  624. if (!skb) {
  625. if (net_ratelimit())
  626. dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
  627. be_rx_compl_discard(adapter, rxcp);
  628. return;
  629. }
  630. skb_reserve(skb, NET_IP_ALIGN);
  631. skb_fill_rx_data(adapter, skb, rxcp);
  632. if (do_pkt_csum(rxcp, adapter->rx_csum))
  633. skb->ip_summed = CHECKSUM_NONE;
  634. else
  635. skb->ip_summed = CHECKSUM_UNNECESSARY;
  636. skb->truesize = skb->len + sizeof(struct sk_buff);
  637. skb->protocol = eth_type_trans(skb, adapter->netdev);
  638. skb->dev = adapter->netdev;
  639. if (vtp) {
  640. if (!adapter->vlan_grp || adapter->num_vlans == 0) {
  641. kfree_skb(skb);
  642. return;
  643. }
  644. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  645. vid = be16_to_cpu(vid);
  646. vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
  647. } else {
  648. netif_receive_skb(skb);
  649. }
  650. adapter->netdev->last_rx = jiffies;
  651. return;
  652. }
  653. /* Process the RX completion indicated by rxcp when GRO is enabled */
  654. static void be_rx_compl_process_gro(struct be_adapter *adapter,
  655. struct be_eth_rx_compl *rxcp)
  656. {
  657. struct be_rx_page_info *page_info;
  658. struct sk_buff *skb = NULL;
  659. struct be_queue_info *rxq = &adapter->rx_obj.q;
  660. struct be_eq_obj *eq_obj = &adapter->rx_eq;
  661. u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
  662. u16 i, rxq_idx = 0, vid, j;
  663. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  664. pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  665. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  666. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  667. skb = napi_get_frags(&eq_obj->napi);
  668. if (!skb) {
  669. be_rx_compl_discard(adapter, rxcp);
  670. return;
  671. }
  672. remaining = pkt_size;
  673. for (i = 0, j = -1; i < num_rcvd; i++) {
  674. page_info = get_rx_page_info(adapter, rxq_idx);
  675. curr_frag_len = min(remaining, rx_frag_size);
  676. /* Coalesce all frags from the same physical page in one slot */
  677. if (i == 0 || page_info->page_offset == 0) {
  678. /* First frag or Fresh page */
  679. j++;
  680. skb_shinfo(skb)->frags[j].page = page_info->page;
  681. skb_shinfo(skb)->frags[j].page_offset =
  682. page_info->page_offset;
  683. skb_shinfo(skb)->frags[j].size = 0;
  684. } else {
  685. put_page(page_info->page);
  686. }
  687. skb_shinfo(skb)->frags[j].size += curr_frag_len;
  688. remaining -= curr_frag_len;
  689. index_inc(&rxq_idx, rxq->len);
  690. memset(page_info, 0, sizeof(*page_info));
  691. }
  692. BUG_ON(j > MAX_SKB_FRAGS);
  693. skb_shinfo(skb)->nr_frags = j + 1;
  694. skb->len = pkt_size;
  695. skb->data_len = pkt_size;
  696. skb->truesize += pkt_size;
  697. skb->ip_summed = CHECKSUM_UNNECESSARY;
  698. if (likely(!vlanf)) {
  699. napi_gro_frags(&eq_obj->napi);
  700. } else {
  701. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  702. vid = be16_to_cpu(vid);
  703. if (!adapter->vlan_grp || adapter->num_vlans == 0)
  704. return;
  705. vlan_gro_frags(&eq_obj->napi, adapter->vlan_grp, vid);
  706. }
  707. be_rx_stats_update(adapter, pkt_size, num_rcvd);
  708. return;
  709. }
  710. static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
  711. {
  712. struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
  713. if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
  714. return NULL;
  715. be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
  716. queue_tail_inc(&adapter->rx_obj.cq);
  717. return rxcp;
  718. }
  719. /* To reset the valid bit, we need to reset the whole word as
  720. * when walking the queue the valid entries are little-endian
  721. * and invalid entries are host endian
  722. */
  723. static inline void be_rx_compl_reset(struct be_eth_rx_compl *rxcp)
  724. {
  725. rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
  726. }
  727. static inline struct page *be_alloc_pages(u32 size)
  728. {
  729. gfp_t alloc_flags = GFP_ATOMIC;
  730. u32 order = get_order(size);
  731. if (order > 0)
  732. alloc_flags |= __GFP_COMP;
  733. return alloc_pages(alloc_flags, order);
  734. }
  735. /*
  736. * Allocate a page, split it to fragments of size rx_frag_size and post as
  737. * receive buffers to BE
  738. */
  739. static void be_post_rx_frags(struct be_adapter *adapter)
  740. {
  741. struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
  742. struct be_rx_page_info *page_info = NULL;
  743. struct be_queue_info *rxq = &adapter->rx_obj.q;
  744. struct page *pagep = NULL;
  745. struct be_eth_rx_d *rxd;
  746. u64 page_dmaaddr = 0, frag_dmaaddr;
  747. u32 posted, page_offset = 0;
  748. page_info = &page_info_tbl[rxq->head];
  749. for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
  750. if (!pagep) {
  751. pagep = be_alloc_pages(adapter->big_page_size);
  752. if (unlikely(!pagep)) {
  753. drvr_stats(adapter)->be_ethrx_post_fail++;
  754. break;
  755. }
  756. page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
  757. adapter->big_page_size,
  758. PCI_DMA_FROMDEVICE);
  759. page_info->page_offset = 0;
  760. } else {
  761. get_page(pagep);
  762. page_info->page_offset = page_offset + rx_frag_size;
  763. }
  764. page_offset = page_info->page_offset;
  765. page_info->page = pagep;
  766. pci_unmap_addr_set(page_info, bus, page_dmaaddr);
  767. frag_dmaaddr = page_dmaaddr + page_info->page_offset;
  768. rxd = queue_head_node(rxq);
  769. rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
  770. rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
  771. queue_head_inc(rxq);
  772. /* Any space left in the current big page for another frag? */
  773. if ((page_offset + rx_frag_size + rx_frag_size) >
  774. adapter->big_page_size) {
  775. pagep = NULL;
  776. page_info->last_page_user = true;
  777. }
  778. page_info = &page_info_tbl[rxq->head];
  779. }
  780. if (pagep)
  781. page_info->last_page_user = true;
  782. if (posted) {
  783. atomic_add(posted, &rxq->used);
  784. be_rxq_notify(adapter, rxq->id, posted);
  785. } else if (atomic_read(&rxq->used) == 0) {
  786. /* Let be_worker replenish when memory is available */
  787. adapter->rx_post_starved = true;
  788. }
  789. return;
  790. }
  791. static struct be_eth_tx_compl *be_tx_compl_get(struct be_queue_info *tx_cq)
  792. {
  793. struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
  794. if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
  795. return NULL;
  796. be_dws_le_to_cpu(txcp, sizeof(*txcp));
  797. txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
  798. queue_tail_inc(tx_cq);
  799. return txcp;
  800. }
  801. static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
  802. {
  803. struct be_queue_info *txq = &adapter->tx_obj.q;
  804. struct be_eth_wrb *wrb;
  805. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  806. struct sk_buff *sent_skb;
  807. u64 busaddr;
  808. u16 cur_index, num_wrbs = 0;
  809. cur_index = txq->tail;
  810. sent_skb = sent_skbs[cur_index];
  811. BUG_ON(!sent_skb);
  812. sent_skbs[cur_index] = NULL;
  813. do {
  814. cur_index = txq->tail;
  815. wrb = queue_tail_node(txq);
  816. be_dws_le_to_cpu(wrb, sizeof(*wrb));
  817. busaddr = ((u64)wrb->frag_pa_hi << 32) | (u64)wrb->frag_pa_lo;
  818. if (busaddr != 0) {
  819. pci_unmap_single(adapter->pdev, busaddr,
  820. wrb->frag_len, PCI_DMA_TODEVICE);
  821. }
  822. num_wrbs++;
  823. queue_tail_inc(txq);
  824. } while (cur_index != last_index);
  825. atomic_sub(num_wrbs, &txq->used);
  826. kfree_skb(sent_skb);
  827. }
  828. static inline struct be_eq_entry *event_get(struct be_eq_obj *eq_obj)
  829. {
  830. struct be_eq_entry *eqe = queue_tail_node(&eq_obj->q);
  831. if (!eqe->evt)
  832. return NULL;
  833. eqe->evt = le32_to_cpu(eqe->evt);
  834. queue_tail_inc(&eq_obj->q);
  835. return eqe;
  836. }
  837. static int event_handle(struct be_adapter *adapter,
  838. struct be_eq_obj *eq_obj)
  839. {
  840. struct be_eq_entry *eqe;
  841. u16 num = 0;
  842. while ((eqe = event_get(eq_obj)) != NULL) {
  843. eqe->evt = 0;
  844. num++;
  845. }
  846. /* Deal with any spurious interrupts that come
  847. * without events
  848. */
  849. be_eq_notify(adapter, eq_obj->q.id, true, true, num);
  850. if (num)
  851. napi_schedule(&eq_obj->napi);
  852. return num;
  853. }
  854. /* Just read and notify events without processing them.
  855. * Used at the time of destroying event queues */
  856. static void be_eq_clean(struct be_adapter *adapter,
  857. struct be_eq_obj *eq_obj)
  858. {
  859. struct be_eq_entry *eqe;
  860. u16 num = 0;
  861. while ((eqe = event_get(eq_obj)) != NULL) {
  862. eqe->evt = 0;
  863. num++;
  864. }
  865. if (num)
  866. be_eq_notify(adapter, eq_obj->q.id, false, true, num);
  867. }
  868. static void be_rx_q_clean(struct be_adapter *adapter)
  869. {
  870. struct be_rx_page_info *page_info;
  871. struct be_queue_info *rxq = &adapter->rx_obj.q;
  872. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  873. struct be_eth_rx_compl *rxcp;
  874. u16 tail;
  875. /* First cleanup pending rx completions */
  876. while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
  877. be_rx_compl_discard(adapter, rxcp);
  878. be_rx_compl_reset(rxcp);
  879. be_cq_notify(adapter, rx_cq->id, true, 1);
  880. }
  881. /* Then free posted rx buffer that were not used */
  882. tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
  883. for (; atomic_read(&rxq->used) > 0; index_inc(&tail, rxq->len)) {
  884. page_info = get_rx_page_info(adapter, tail);
  885. put_page(page_info->page);
  886. memset(page_info, 0, sizeof(*page_info));
  887. }
  888. BUG_ON(atomic_read(&rxq->used));
  889. }
  890. static void be_tx_compl_clean(struct be_adapter *adapter)
  891. {
  892. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  893. struct be_queue_info *txq = &adapter->tx_obj.q;
  894. struct be_eth_tx_compl *txcp;
  895. u16 end_idx, cmpl = 0, timeo = 0;
  896. /* Wait for a max of 200ms for all the tx-completions to arrive. */
  897. do {
  898. while ((txcp = be_tx_compl_get(tx_cq))) {
  899. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  900. wrb_index, txcp);
  901. be_tx_compl_process(adapter, end_idx);
  902. cmpl++;
  903. }
  904. if (cmpl) {
  905. be_cq_notify(adapter, tx_cq->id, false, cmpl);
  906. cmpl = 0;
  907. }
  908. if (atomic_read(&txq->used) == 0 || ++timeo > 200)
  909. break;
  910. mdelay(1);
  911. } while (true);
  912. if (atomic_read(&txq->used))
  913. dev_err(&adapter->pdev->dev, "%d pending tx-completions\n",
  914. atomic_read(&txq->used));
  915. }
  916. static void be_mcc_queues_destroy(struct be_adapter *adapter)
  917. {
  918. struct be_queue_info *q;
  919. q = &adapter->mcc_obj.q;
  920. if (q->created)
  921. be_cmd_q_destroy(adapter, q, QTYPE_MCCQ);
  922. be_queue_free(adapter, q);
  923. q = &adapter->mcc_obj.cq;
  924. if (q->created)
  925. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  926. be_queue_free(adapter, q);
  927. }
  928. /* Must be called only after TX qs are created as MCC shares TX EQ */
  929. static int be_mcc_queues_create(struct be_adapter *adapter)
  930. {
  931. struct be_queue_info *q, *cq;
  932. /* Alloc MCC compl queue */
  933. cq = &adapter->mcc_obj.cq;
  934. if (be_queue_alloc(adapter, cq, MCC_CQ_LEN,
  935. sizeof(struct be_mcc_compl)))
  936. goto err;
  937. /* Ask BE to create MCC compl queue; share TX's eq */
  938. if (be_cmd_cq_create(adapter, cq, &adapter->tx_eq.q, false, true, 0))
  939. goto mcc_cq_free;
  940. /* Alloc MCC queue */
  941. q = &adapter->mcc_obj.q;
  942. if (be_queue_alloc(adapter, q, MCC_Q_LEN, sizeof(struct be_mcc_wrb)))
  943. goto mcc_cq_destroy;
  944. /* Ask BE to create MCC queue */
  945. if (be_cmd_mccq_create(adapter, q, cq))
  946. goto mcc_q_free;
  947. return 0;
  948. mcc_q_free:
  949. be_queue_free(adapter, q);
  950. mcc_cq_destroy:
  951. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  952. mcc_cq_free:
  953. be_queue_free(adapter, cq);
  954. err:
  955. return -1;
  956. }
  957. static void be_tx_queues_destroy(struct be_adapter *adapter)
  958. {
  959. struct be_queue_info *q;
  960. q = &adapter->tx_obj.q;
  961. if (q->created)
  962. be_cmd_q_destroy(adapter, q, QTYPE_TXQ);
  963. be_queue_free(adapter, q);
  964. q = &adapter->tx_obj.cq;
  965. if (q->created)
  966. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  967. be_queue_free(adapter, q);
  968. /* Clear any residual events */
  969. be_eq_clean(adapter, &adapter->tx_eq);
  970. q = &adapter->tx_eq.q;
  971. if (q->created)
  972. be_cmd_q_destroy(adapter, q, QTYPE_EQ);
  973. be_queue_free(adapter, q);
  974. }
  975. static int be_tx_queues_create(struct be_adapter *adapter)
  976. {
  977. struct be_queue_info *eq, *q, *cq;
  978. adapter->tx_eq.max_eqd = 0;
  979. adapter->tx_eq.min_eqd = 0;
  980. adapter->tx_eq.cur_eqd = 96;
  981. adapter->tx_eq.enable_aic = false;
  982. /* Alloc Tx Event queue */
  983. eq = &adapter->tx_eq.q;
  984. if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
  985. return -1;
  986. /* Ask BE to create Tx Event queue */
  987. if (be_cmd_eq_create(adapter, eq, adapter->tx_eq.cur_eqd))
  988. goto tx_eq_free;
  989. /* Alloc TX eth compl queue */
  990. cq = &adapter->tx_obj.cq;
  991. if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
  992. sizeof(struct be_eth_tx_compl)))
  993. goto tx_eq_destroy;
  994. /* Ask BE to create Tx eth compl queue */
  995. if (be_cmd_cq_create(adapter, cq, eq, false, false, 3))
  996. goto tx_cq_free;
  997. /* Alloc TX eth queue */
  998. q = &adapter->tx_obj.q;
  999. if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
  1000. goto tx_cq_destroy;
  1001. /* Ask BE to create Tx eth queue */
  1002. if (be_cmd_txq_create(adapter, q, cq))
  1003. goto tx_q_free;
  1004. return 0;
  1005. tx_q_free:
  1006. be_queue_free(adapter, q);
  1007. tx_cq_destroy:
  1008. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  1009. tx_cq_free:
  1010. be_queue_free(adapter, cq);
  1011. tx_eq_destroy:
  1012. be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
  1013. tx_eq_free:
  1014. be_queue_free(adapter, eq);
  1015. return -1;
  1016. }
  1017. static void be_rx_queues_destroy(struct be_adapter *adapter)
  1018. {
  1019. struct be_queue_info *q;
  1020. q = &adapter->rx_obj.q;
  1021. if (q->created) {
  1022. be_cmd_q_destroy(adapter, q, QTYPE_RXQ);
  1023. be_rx_q_clean(adapter);
  1024. }
  1025. be_queue_free(adapter, q);
  1026. q = &adapter->rx_obj.cq;
  1027. if (q->created)
  1028. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  1029. be_queue_free(adapter, q);
  1030. /* Clear any residual events */
  1031. be_eq_clean(adapter, &adapter->rx_eq);
  1032. q = &adapter->rx_eq.q;
  1033. if (q->created)
  1034. be_cmd_q_destroy(adapter, q, QTYPE_EQ);
  1035. be_queue_free(adapter, q);
  1036. }
  1037. static int be_rx_queues_create(struct be_adapter *adapter)
  1038. {
  1039. struct be_queue_info *eq, *q, *cq;
  1040. int rc;
  1041. adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
  1042. adapter->rx_eq.max_eqd = BE_MAX_EQD;
  1043. adapter->rx_eq.min_eqd = 0;
  1044. adapter->rx_eq.cur_eqd = 0;
  1045. adapter->rx_eq.enable_aic = true;
  1046. /* Alloc Rx Event queue */
  1047. eq = &adapter->rx_eq.q;
  1048. rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
  1049. sizeof(struct be_eq_entry));
  1050. if (rc)
  1051. return rc;
  1052. /* Ask BE to create Rx Event queue */
  1053. rc = be_cmd_eq_create(adapter, eq, adapter->rx_eq.cur_eqd);
  1054. if (rc)
  1055. goto rx_eq_free;
  1056. /* Alloc RX eth compl queue */
  1057. cq = &adapter->rx_obj.cq;
  1058. rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
  1059. sizeof(struct be_eth_rx_compl));
  1060. if (rc)
  1061. goto rx_eq_destroy;
  1062. /* Ask BE to create Rx eth compl queue */
  1063. rc = be_cmd_cq_create(adapter, cq, eq, false, false, 3);
  1064. if (rc)
  1065. goto rx_cq_free;
  1066. /* Alloc RX eth queue */
  1067. q = &adapter->rx_obj.q;
  1068. rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
  1069. if (rc)
  1070. goto rx_cq_destroy;
  1071. /* Ask BE to create Rx eth queue */
  1072. rc = be_cmd_rxq_create(adapter, q, cq->id, rx_frag_size,
  1073. BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
  1074. if (rc)
  1075. goto rx_q_free;
  1076. return 0;
  1077. rx_q_free:
  1078. be_queue_free(adapter, q);
  1079. rx_cq_destroy:
  1080. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  1081. rx_cq_free:
  1082. be_queue_free(adapter, cq);
  1083. rx_eq_destroy:
  1084. be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
  1085. rx_eq_free:
  1086. be_queue_free(adapter, eq);
  1087. return rc;
  1088. }
  1089. static irqreturn_t be_intx(int irq, void *dev)
  1090. {
  1091. struct be_adapter *adapter = dev;
  1092. int isr;
  1093. isr = ioread32(adapter->csr + CEV_ISR0_OFFSET +
  1094. be_pci_func(adapter) * CEV_ISR_SIZE);
  1095. if (!isr)
  1096. return IRQ_NONE;
  1097. event_handle(adapter, &adapter->tx_eq);
  1098. event_handle(adapter, &adapter->rx_eq);
  1099. return IRQ_HANDLED;
  1100. }
  1101. static irqreturn_t be_msix_rx(int irq, void *dev)
  1102. {
  1103. struct be_adapter *adapter = dev;
  1104. event_handle(adapter, &adapter->rx_eq);
  1105. return IRQ_HANDLED;
  1106. }
  1107. static irqreturn_t be_msix_tx_mcc(int irq, void *dev)
  1108. {
  1109. struct be_adapter *adapter = dev;
  1110. event_handle(adapter, &adapter->tx_eq);
  1111. return IRQ_HANDLED;
  1112. }
  1113. static inline bool do_gro(struct be_adapter *adapter,
  1114. struct be_eth_rx_compl *rxcp)
  1115. {
  1116. int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
  1117. int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  1118. if (err)
  1119. drvr_stats(adapter)->be_rxcp_err++;
  1120. return (tcp_frame && !err) ? true : false;
  1121. }
  1122. int be_poll_rx(struct napi_struct *napi, int budget)
  1123. {
  1124. struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
  1125. struct be_adapter *adapter =
  1126. container_of(rx_eq, struct be_adapter, rx_eq);
  1127. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  1128. struct be_eth_rx_compl *rxcp;
  1129. u32 work_done;
  1130. for (work_done = 0; work_done < budget; work_done++) {
  1131. rxcp = be_rx_compl_get(adapter);
  1132. if (!rxcp)
  1133. break;
  1134. if (do_gro(adapter, rxcp))
  1135. be_rx_compl_process_gro(adapter, rxcp);
  1136. else
  1137. be_rx_compl_process(adapter, rxcp);
  1138. be_rx_compl_reset(rxcp);
  1139. }
  1140. /* Refill the queue */
  1141. if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
  1142. be_post_rx_frags(adapter);
  1143. /* All consumed */
  1144. if (work_done < budget) {
  1145. napi_complete(napi);
  1146. be_cq_notify(adapter, rx_cq->id, true, work_done);
  1147. } else {
  1148. /* More to be consumed; continue with interrupts disabled */
  1149. be_cq_notify(adapter, rx_cq->id, false, work_done);
  1150. }
  1151. return work_done;
  1152. }
  1153. void be_process_tx(struct be_adapter *adapter)
  1154. {
  1155. struct be_queue_info *txq = &adapter->tx_obj.q;
  1156. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  1157. struct be_eth_tx_compl *txcp;
  1158. u32 num_cmpl = 0;
  1159. u16 end_idx;
  1160. while ((txcp = be_tx_compl_get(tx_cq))) {
  1161. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  1162. wrb_index, txcp);
  1163. be_tx_compl_process(adapter, end_idx);
  1164. num_cmpl++;
  1165. }
  1166. if (num_cmpl) {
  1167. be_cq_notify(adapter, tx_cq->id, true, num_cmpl);
  1168. /* As Tx wrbs have been freed up, wake up netdev queue if
  1169. * it was stopped due to lack of tx wrbs.
  1170. */
  1171. if (netif_queue_stopped(adapter->netdev) &&
  1172. atomic_read(&txq->used) < txq->len / 2) {
  1173. netif_wake_queue(adapter->netdev);
  1174. }
  1175. drvr_stats(adapter)->be_tx_events++;
  1176. drvr_stats(adapter)->be_tx_compl += num_cmpl;
  1177. }
  1178. }
  1179. /* As TX and MCC share the same EQ check for both TX and MCC completions.
  1180. * For TX/MCC we don't honour budget; consume everything
  1181. */
  1182. static int be_poll_tx_mcc(struct napi_struct *napi, int budget)
  1183. {
  1184. struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
  1185. struct be_adapter *adapter =
  1186. container_of(tx_eq, struct be_adapter, tx_eq);
  1187. napi_complete(napi);
  1188. be_process_tx(adapter);
  1189. be_process_mcc(adapter);
  1190. return 1;
  1191. }
  1192. static void be_worker(struct work_struct *work)
  1193. {
  1194. struct be_adapter *adapter =
  1195. container_of(work, struct be_adapter, work.work);
  1196. int status;
  1197. /* Get Stats */
  1198. status = be_cmd_get_stats(adapter, &adapter->stats.cmd);
  1199. if (!status)
  1200. netdev_stats_update(adapter);
  1201. /* Set EQ delay */
  1202. be_rx_eqd_update(adapter);
  1203. be_tx_rate_update(adapter);
  1204. be_rx_rate_update(adapter);
  1205. if (adapter->rx_post_starved) {
  1206. adapter->rx_post_starved = false;
  1207. be_post_rx_frags(adapter);
  1208. }
  1209. schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
  1210. }
  1211. static void be_msix_enable(struct be_adapter *adapter)
  1212. {
  1213. int i, status;
  1214. for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
  1215. adapter->msix_entries[i].entry = i;
  1216. status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
  1217. BE_NUM_MSIX_VECTORS);
  1218. if (status == 0)
  1219. adapter->msix_enabled = true;
  1220. return;
  1221. }
  1222. static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
  1223. {
  1224. return adapter->msix_entries[eq_id - 8 * be_pci_func(adapter)].vector;
  1225. }
  1226. static int be_msix_register(struct be_adapter *adapter)
  1227. {
  1228. struct net_device *netdev = adapter->netdev;
  1229. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1230. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1231. int status, vec;
  1232. sprintf(tx_eq->desc, "%s-tx", netdev->name);
  1233. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1234. status = request_irq(vec, be_msix_tx_mcc, 0, tx_eq->desc, adapter);
  1235. if (status)
  1236. goto err;
  1237. sprintf(rx_eq->desc, "%s-rx", netdev->name);
  1238. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1239. status = request_irq(vec, be_msix_rx, 0, rx_eq->desc, adapter);
  1240. if (status) { /* Free TX IRQ */
  1241. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1242. free_irq(vec, adapter);
  1243. goto err;
  1244. }
  1245. return 0;
  1246. err:
  1247. dev_warn(&adapter->pdev->dev,
  1248. "MSIX Request IRQ failed - err %d\n", status);
  1249. pci_disable_msix(adapter->pdev);
  1250. adapter->msix_enabled = false;
  1251. return status;
  1252. }
  1253. static int be_irq_register(struct be_adapter *adapter)
  1254. {
  1255. struct net_device *netdev = adapter->netdev;
  1256. int status;
  1257. if (adapter->msix_enabled) {
  1258. status = be_msix_register(adapter);
  1259. if (status == 0)
  1260. goto done;
  1261. }
  1262. /* INTx */
  1263. netdev->irq = adapter->pdev->irq;
  1264. status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
  1265. adapter);
  1266. if (status) {
  1267. dev_err(&adapter->pdev->dev,
  1268. "INTx request IRQ failed - err %d\n", status);
  1269. return status;
  1270. }
  1271. done:
  1272. adapter->isr_registered = true;
  1273. return 0;
  1274. }
  1275. static void be_irq_unregister(struct be_adapter *adapter)
  1276. {
  1277. struct net_device *netdev = adapter->netdev;
  1278. int vec;
  1279. if (!adapter->isr_registered)
  1280. return;
  1281. /* INTx */
  1282. if (!adapter->msix_enabled) {
  1283. free_irq(netdev->irq, adapter);
  1284. goto done;
  1285. }
  1286. /* MSIx */
  1287. vec = be_msix_vec_get(adapter, adapter->tx_eq.q.id);
  1288. free_irq(vec, adapter);
  1289. vec = be_msix_vec_get(adapter, adapter->rx_eq.q.id);
  1290. free_irq(vec, adapter);
  1291. done:
  1292. adapter->isr_registered = false;
  1293. return;
  1294. }
  1295. static int be_open(struct net_device *netdev)
  1296. {
  1297. struct be_adapter *adapter = netdev_priv(netdev);
  1298. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1299. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1300. bool link_up;
  1301. int status;
  1302. /* First time posting */
  1303. be_post_rx_frags(adapter);
  1304. napi_enable(&rx_eq->napi);
  1305. napi_enable(&tx_eq->napi);
  1306. be_irq_register(adapter);
  1307. be_intr_set(adapter, true);
  1308. /* The evt queues are created in unarmed state; arm them */
  1309. be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
  1310. be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
  1311. /* Rx compl queue may be in unarmed state; rearm it */
  1312. be_cq_notify(adapter, adapter->rx_obj.cq.id, true, 0);
  1313. status = be_cmd_link_status_query(adapter, &link_up);
  1314. if (status)
  1315. return status;
  1316. be_link_status_update(adapter, link_up);
  1317. schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
  1318. return 0;
  1319. }
  1320. static int be_setup(struct be_adapter *adapter)
  1321. {
  1322. struct net_device *netdev = adapter->netdev;
  1323. u32 if_flags;
  1324. int status;
  1325. if_flags = BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_PROMISCUOUS |
  1326. BE_IF_FLAGS_MCAST_PROMISCUOUS | BE_IF_FLAGS_UNTAGGED |
  1327. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1328. status = be_cmd_if_create(adapter, if_flags, netdev->dev_addr,
  1329. false/* pmac_invalid */, &adapter->if_handle,
  1330. &adapter->pmac_id);
  1331. if (status != 0)
  1332. goto do_none;
  1333. be_vid_config(netdev);
  1334. status = be_cmd_set_flow_control(adapter, true, true);
  1335. if (status != 0)
  1336. goto if_destroy;
  1337. status = be_tx_queues_create(adapter);
  1338. if (status != 0)
  1339. goto if_destroy;
  1340. status = be_rx_queues_create(adapter);
  1341. if (status != 0)
  1342. goto tx_qs_destroy;
  1343. status = be_mcc_queues_create(adapter);
  1344. if (status != 0)
  1345. goto rx_qs_destroy;
  1346. return 0;
  1347. rx_qs_destroy:
  1348. be_rx_queues_destroy(adapter);
  1349. tx_qs_destroy:
  1350. be_tx_queues_destroy(adapter);
  1351. if_destroy:
  1352. be_cmd_if_destroy(adapter, adapter->if_handle);
  1353. do_none:
  1354. return status;
  1355. }
  1356. static int be_clear(struct be_adapter *adapter)
  1357. {
  1358. be_rx_queues_destroy(adapter);
  1359. be_tx_queues_destroy(adapter);
  1360. be_cmd_if_destroy(adapter, adapter->if_handle);
  1361. be_mcc_queues_destroy(adapter);
  1362. return 0;
  1363. }
  1364. static int be_close(struct net_device *netdev)
  1365. {
  1366. struct be_adapter *adapter = netdev_priv(netdev);
  1367. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1368. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1369. int vec;
  1370. cancel_delayed_work_sync(&adapter->work);
  1371. netif_stop_queue(netdev);
  1372. netif_carrier_off(netdev);
  1373. adapter->link_up = false;
  1374. be_intr_set(adapter, false);
  1375. if (adapter->msix_enabled) {
  1376. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1377. synchronize_irq(vec);
  1378. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1379. synchronize_irq(vec);
  1380. } else {
  1381. synchronize_irq(netdev->irq);
  1382. }
  1383. be_irq_unregister(adapter);
  1384. napi_disable(&rx_eq->napi);
  1385. napi_disable(&tx_eq->napi);
  1386. /* Wait for all pending tx completions to arrive so that
  1387. * all tx skbs are freed.
  1388. */
  1389. be_tx_compl_clean(adapter);
  1390. return 0;
  1391. }
  1392. static struct net_device_ops be_netdev_ops = {
  1393. .ndo_open = be_open,
  1394. .ndo_stop = be_close,
  1395. .ndo_start_xmit = be_xmit,
  1396. .ndo_get_stats = be_get_stats,
  1397. .ndo_set_rx_mode = be_set_multicast_list,
  1398. .ndo_set_mac_address = be_mac_addr_set,
  1399. .ndo_change_mtu = be_change_mtu,
  1400. .ndo_validate_addr = eth_validate_addr,
  1401. .ndo_vlan_rx_register = be_vlan_register,
  1402. .ndo_vlan_rx_add_vid = be_vlan_add_vid,
  1403. .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
  1404. };
  1405. static void be_netdev_init(struct net_device *netdev)
  1406. {
  1407. struct be_adapter *adapter = netdev_priv(netdev);
  1408. netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
  1409. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_IP_CSUM |
  1410. NETIF_F_IPV6_CSUM | NETIF_F_GRO;
  1411. netdev->flags |= IFF_MULTICAST;
  1412. adapter->rx_csum = true;
  1413. BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
  1414. SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
  1415. netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
  1416. BE_NAPI_WEIGHT);
  1417. netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx_mcc,
  1418. BE_NAPI_WEIGHT);
  1419. netif_carrier_off(netdev);
  1420. netif_stop_queue(netdev);
  1421. }
  1422. static void be_unmap_pci_bars(struct be_adapter *adapter)
  1423. {
  1424. if (adapter->csr)
  1425. iounmap(adapter->csr);
  1426. if (adapter->db)
  1427. iounmap(adapter->db);
  1428. if (adapter->pcicfg)
  1429. iounmap(adapter->pcicfg);
  1430. }
  1431. static int be_map_pci_bars(struct be_adapter *adapter)
  1432. {
  1433. u8 __iomem *addr;
  1434. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
  1435. pci_resource_len(adapter->pdev, 2));
  1436. if (addr == NULL)
  1437. return -ENOMEM;
  1438. adapter->csr = addr;
  1439. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
  1440. 128 * 1024);
  1441. if (addr == NULL)
  1442. goto pci_map_err;
  1443. adapter->db = addr;
  1444. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
  1445. pci_resource_len(adapter->pdev, 1));
  1446. if (addr == NULL)
  1447. goto pci_map_err;
  1448. adapter->pcicfg = addr;
  1449. return 0;
  1450. pci_map_err:
  1451. be_unmap_pci_bars(adapter);
  1452. return -ENOMEM;
  1453. }
  1454. static void be_ctrl_cleanup(struct be_adapter *adapter)
  1455. {
  1456. struct be_dma_mem *mem = &adapter->mbox_mem_alloced;
  1457. be_unmap_pci_bars(adapter);
  1458. if (mem->va)
  1459. pci_free_consistent(adapter->pdev, mem->size,
  1460. mem->va, mem->dma);
  1461. }
  1462. static int be_ctrl_init(struct be_adapter *adapter)
  1463. {
  1464. struct be_dma_mem *mbox_mem_alloc = &adapter->mbox_mem_alloced;
  1465. struct be_dma_mem *mbox_mem_align = &adapter->mbox_mem;
  1466. int status;
  1467. status = be_map_pci_bars(adapter);
  1468. if (status)
  1469. return status;
  1470. mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
  1471. mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
  1472. mbox_mem_alloc->size, &mbox_mem_alloc->dma);
  1473. if (!mbox_mem_alloc->va) {
  1474. be_unmap_pci_bars(adapter);
  1475. return -1;
  1476. }
  1477. mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
  1478. mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
  1479. mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
  1480. memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
  1481. spin_lock_init(&adapter->mbox_lock);
  1482. spin_lock_init(&adapter->mcc_lock);
  1483. spin_lock_init(&adapter->mcc_cq_lock);
  1484. return 0;
  1485. }
  1486. static void be_stats_cleanup(struct be_adapter *adapter)
  1487. {
  1488. struct be_stats_obj *stats = &adapter->stats;
  1489. struct be_dma_mem *cmd = &stats->cmd;
  1490. if (cmd->va)
  1491. pci_free_consistent(adapter->pdev, cmd->size,
  1492. cmd->va, cmd->dma);
  1493. }
  1494. static int be_stats_init(struct be_adapter *adapter)
  1495. {
  1496. struct be_stats_obj *stats = &adapter->stats;
  1497. struct be_dma_mem *cmd = &stats->cmd;
  1498. cmd->size = sizeof(struct be_cmd_req_get_stats);
  1499. cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
  1500. if (cmd->va == NULL)
  1501. return -1;
  1502. return 0;
  1503. }
  1504. static void __devexit be_remove(struct pci_dev *pdev)
  1505. {
  1506. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1507. if (!adapter)
  1508. return;
  1509. unregister_netdev(adapter->netdev);
  1510. be_clear(adapter);
  1511. be_stats_cleanup(adapter);
  1512. be_ctrl_cleanup(adapter);
  1513. if (adapter->msix_enabled) {
  1514. pci_disable_msix(adapter->pdev);
  1515. adapter->msix_enabled = false;
  1516. }
  1517. pci_set_drvdata(pdev, NULL);
  1518. pci_release_regions(pdev);
  1519. pci_disable_device(pdev);
  1520. free_netdev(adapter->netdev);
  1521. }
  1522. static int be_hw_up(struct be_adapter *adapter)
  1523. {
  1524. int status;
  1525. status = be_cmd_POST(adapter);
  1526. if (status)
  1527. return status;
  1528. status = be_cmd_get_fw_ver(adapter, adapter->fw_ver);
  1529. if (status)
  1530. return status;
  1531. status = be_cmd_query_fw_cfg(adapter, &adapter->port_num);
  1532. return status;
  1533. }
  1534. static int __devinit be_probe(struct pci_dev *pdev,
  1535. const struct pci_device_id *pdev_id)
  1536. {
  1537. int status = 0;
  1538. struct be_adapter *adapter;
  1539. struct net_device *netdev;
  1540. u8 mac[ETH_ALEN];
  1541. status = pci_enable_device(pdev);
  1542. if (status)
  1543. goto do_none;
  1544. status = pci_request_regions(pdev, DRV_NAME);
  1545. if (status)
  1546. goto disable_dev;
  1547. pci_set_master(pdev);
  1548. netdev = alloc_etherdev(sizeof(struct be_adapter));
  1549. if (netdev == NULL) {
  1550. status = -ENOMEM;
  1551. goto rel_reg;
  1552. }
  1553. adapter = netdev_priv(netdev);
  1554. adapter->pdev = pdev;
  1555. pci_set_drvdata(pdev, adapter);
  1556. adapter->netdev = netdev;
  1557. be_msix_enable(adapter);
  1558. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  1559. if (!status) {
  1560. netdev->features |= NETIF_F_HIGHDMA;
  1561. } else {
  1562. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1563. if (status) {
  1564. dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
  1565. goto free_netdev;
  1566. }
  1567. }
  1568. status = be_ctrl_init(adapter);
  1569. if (status)
  1570. goto free_netdev;
  1571. status = be_cmd_reset_function(adapter);
  1572. if (status)
  1573. goto ctrl_clean;
  1574. status = be_stats_init(adapter);
  1575. if (status)
  1576. goto ctrl_clean;
  1577. status = be_hw_up(adapter);
  1578. if (status)
  1579. goto stats_clean;
  1580. status = be_cmd_mac_addr_query(adapter, mac, MAC_ADDRESS_TYPE_NETWORK,
  1581. true /* permanent */, 0);
  1582. if (status)
  1583. goto stats_clean;
  1584. memcpy(netdev->dev_addr, mac, ETH_ALEN);
  1585. INIT_DELAYED_WORK(&adapter->work, be_worker);
  1586. be_netdev_init(netdev);
  1587. SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
  1588. status = be_setup(adapter);
  1589. if (status)
  1590. goto stats_clean;
  1591. status = register_netdev(netdev);
  1592. if (status != 0)
  1593. goto unsetup;
  1594. dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
  1595. return 0;
  1596. unsetup:
  1597. be_clear(adapter);
  1598. stats_clean:
  1599. be_stats_cleanup(adapter);
  1600. ctrl_clean:
  1601. be_ctrl_cleanup(adapter);
  1602. free_netdev:
  1603. free_netdev(adapter->netdev);
  1604. rel_reg:
  1605. pci_release_regions(pdev);
  1606. disable_dev:
  1607. pci_disable_device(pdev);
  1608. do_none:
  1609. dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
  1610. return status;
  1611. }
  1612. static int be_suspend(struct pci_dev *pdev, pm_message_t state)
  1613. {
  1614. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1615. struct net_device *netdev = adapter->netdev;
  1616. netif_device_detach(netdev);
  1617. if (netif_running(netdev)) {
  1618. rtnl_lock();
  1619. be_close(netdev);
  1620. rtnl_unlock();
  1621. }
  1622. be_clear(adapter);
  1623. pci_save_state(pdev);
  1624. pci_disable_device(pdev);
  1625. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  1626. return 0;
  1627. }
  1628. static int be_resume(struct pci_dev *pdev)
  1629. {
  1630. int status = 0;
  1631. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1632. struct net_device *netdev = adapter->netdev;
  1633. netif_device_detach(netdev);
  1634. status = pci_enable_device(pdev);
  1635. if (status)
  1636. return status;
  1637. pci_set_power_state(pdev, 0);
  1638. pci_restore_state(pdev);
  1639. be_setup(adapter);
  1640. if (netif_running(netdev)) {
  1641. rtnl_lock();
  1642. be_open(netdev);
  1643. rtnl_unlock();
  1644. }
  1645. netif_device_attach(netdev);
  1646. return 0;
  1647. }
  1648. static struct pci_driver be_driver = {
  1649. .name = DRV_NAME,
  1650. .id_table = be_dev_ids,
  1651. .probe = be_probe,
  1652. .remove = be_remove,
  1653. .suspend = be_suspend,
  1654. .resume = be_resume
  1655. };
  1656. static int __init be_init_module(void)
  1657. {
  1658. if (rx_frag_size != 8192 && rx_frag_size != 4096
  1659. && rx_frag_size != 2048) {
  1660. printk(KERN_WARNING DRV_NAME
  1661. " : Module param rx_frag_size must be 2048/4096/8192."
  1662. " Using 2048\n");
  1663. rx_frag_size = 2048;
  1664. }
  1665. return pci_register_driver(&be_driver);
  1666. }
  1667. module_init(be_init_module);
  1668. static void __exit be_exit_module(void)
  1669. {
  1670. pci_unregister_driver(&be_driver);
  1671. }
  1672. module_exit(be_exit_module);