exynos4.dtsi 8.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374
  1. /*
  2. * Samsung's Exynos4 SoC series common device tree source
  3. *
  4. * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
  5. * http://www.samsung.com
  6. * Copyright (c) 2010-2011 Linaro Ltd.
  7. * www.linaro.org
  8. *
  9. * Samsung's Exynos4 SoC series device nodes are listed in this file. Particular
  10. * SoCs from Exynos4 series can include this file and provide values for SoCs
  11. * specfic bindings.
  12. *
  13. * Note: This file does not include device nodes for all the controllers in
  14. * Exynos4 SoCs. As device tree coverage for Exynos4 increases, additional
  15. * nodes can be added to this file.
  16. *
  17. * This program is free software; you can redistribute it and/or modify
  18. * it under the terms of the GNU General Public License version 2 as
  19. * published by the Free Software Foundation.
  20. */
  21. /include/ "skeleton.dtsi"
  22. / {
  23. interrupt-parent = <&gic>;
  24. aliases {
  25. spi0 = &spi_0;
  26. spi1 = &spi_1;
  27. spi2 = &spi_2;
  28. i2c0 = &i2c_0;
  29. i2c1 = &i2c_1;
  30. i2c2 = &i2c_2;
  31. i2c3 = &i2c_3;
  32. i2c4 = &i2c_4;
  33. i2c5 = &i2c_5;
  34. i2c6 = &i2c_6;
  35. i2c7 = &i2c_7;
  36. };
  37. pd_mfc: mfc-power-domain@10023C40 {
  38. compatible = "samsung,exynos4210-pd";
  39. reg = <0x10023C40 0x20>;
  40. };
  41. pd_g3d: g3d-power-domain@10023C60 {
  42. compatible = "samsung,exynos4210-pd";
  43. reg = <0x10023C60 0x20>;
  44. };
  45. pd_lcd0: lcd0-power-domain@10023C80 {
  46. compatible = "samsung,exynos4210-pd";
  47. reg = <0x10023C80 0x20>;
  48. };
  49. pd_tv: tv-power-domain@10023C20 {
  50. compatible = "samsung,exynos4210-pd";
  51. reg = <0x10023C20 0x20>;
  52. };
  53. pd_cam: cam-power-domain@10023C00 {
  54. compatible = "samsung,exynos4210-pd";
  55. reg = <0x10023C00 0x20>;
  56. };
  57. pd_gps: gps-power-domain@10023CE0 {
  58. compatible = "samsung,exynos4210-pd";
  59. reg = <0x10023CE0 0x20>;
  60. };
  61. gic:interrupt-controller@10490000 {
  62. compatible = "arm,cortex-a9-gic";
  63. #interrupt-cells = <3>;
  64. interrupt-controller;
  65. reg = <0x10490000 0x1000>, <0x10480000 0x100>;
  66. };
  67. combiner:interrupt-controller@10440000 {
  68. compatible = "samsung,exynos4210-combiner";
  69. #interrupt-cells = <2>;
  70. interrupt-controller;
  71. reg = <0x10440000 0x1000>;
  72. };
  73. sys_reg: sysreg {
  74. compatible = "samsung,exynos4-sysreg", "syscon";
  75. reg = <0x10010000 0x400>;
  76. };
  77. watchdog@10060000 {
  78. compatible = "samsung,s3c2410-wdt";
  79. reg = <0x10060000 0x100>;
  80. interrupts = <0 43 0>;
  81. clocks = <&clock 345>;
  82. clock-names = "watchdog";
  83. status = "disabled";
  84. };
  85. rtc@10070000 {
  86. compatible = "samsung,s3c6410-rtc";
  87. reg = <0x10070000 0x100>;
  88. interrupts = <0 44 0>, <0 45 0>;
  89. clocks = <&clock 346>;
  90. clock-names = "rtc";
  91. status = "disabled";
  92. };
  93. keypad@100A0000 {
  94. compatible = "samsung,s5pv210-keypad";
  95. reg = <0x100A0000 0x100>;
  96. interrupts = <0 109 0>;
  97. clocks = <&clock 347>;
  98. clock-names = "keypad";
  99. status = "disabled";
  100. };
  101. sdhci@12510000 {
  102. compatible = "samsung,exynos4210-sdhci";
  103. reg = <0x12510000 0x100>;
  104. interrupts = <0 73 0>;
  105. clocks = <&clock 297>, <&clock 145>;
  106. clock-names = "hsmmc", "mmc_busclk.2";
  107. status = "disabled";
  108. };
  109. sdhci@12520000 {
  110. compatible = "samsung,exynos4210-sdhci";
  111. reg = <0x12520000 0x100>;
  112. interrupts = <0 74 0>;
  113. clocks = <&clock 298>, <&clock 146>;
  114. clock-names = "hsmmc", "mmc_busclk.2";
  115. status = "disabled";
  116. };
  117. sdhci@12530000 {
  118. compatible = "samsung,exynos4210-sdhci";
  119. reg = <0x12530000 0x100>;
  120. interrupts = <0 75 0>;
  121. clocks = <&clock 299>, <&clock 147>;
  122. clock-names = "hsmmc", "mmc_busclk.2";
  123. status = "disabled";
  124. };
  125. sdhci@12540000 {
  126. compatible = "samsung,exynos4210-sdhci";
  127. reg = <0x12540000 0x100>;
  128. interrupts = <0 76 0>;
  129. clocks = <&clock 300>, <&clock 148>;
  130. clock-names = "hsmmc", "mmc_busclk.2";
  131. status = "disabled";
  132. };
  133. mfc: codec@13400000 {
  134. compatible = "samsung,mfc-v5";
  135. reg = <0x13400000 0x10000>;
  136. interrupts = <0 94 0>;
  137. samsung,power-domain = <&pd_mfc>;
  138. status = "disabled";
  139. };
  140. serial@13800000 {
  141. compatible = "samsung,exynos4210-uart";
  142. reg = <0x13800000 0x100>;
  143. interrupts = <0 52 0>;
  144. clocks = <&clock 312>, <&clock 151>;
  145. clock-names = "uart", "clk_uart_baud0";
  146. status = "disabled";
  147. };
  148. serial@13810000 {
  149. compatible = "samsung,exynos4210-uart";
  150. reg = <0x13810000 0x100>;
  151. interrupts = <0 53 0>;
  152. clocks = <&clock 313>, <&clock 152>;
  153. clock-names = "uart", "clk_uart_baud0";
  154. status = "disabled";
  155. };
  156. serial@13820000 {
  157. compatible = "samsung,exynos4210-uart";
  158. reg = <0x13820000 0x100>;
  159. interrupts = <0 54 0>;
  160. clocks = <&clock 314>, <&clock 153>;
  161. clock-names = "uart", "clk_uart_baud0";
  162. status = "disabled";
  163. };
  164. serial@13830000 {
  165. compatible = "samsung,exynos4210-uart";
  166. reg = <0x13830000 0x100>;
  167. interrupts = <0 55 0>;
  168. clocks = <&clock 315>, <&clock 154>;
  169. clock-names = "uart", "clk_uart_baud0";
  170. status = "disabled";
  171. };
  172. i2c_0: i2c@13860000 {
  173. #address-cells = <1>;
  174. #size-cells = <0>;
  175. compatible = "samsung,s3c2440-i2c";
  176. reg = <0x13860000 0x100>;
  177. interrupts = <0 58 0>;
  178. clocks = <&clock 317>;
  179. clock-names = "i2c";
  180. pinctrl-names = "default";
  181. pinctrl-0 = <&i2c0_bus>;
  182. status = "disabled";
  183. };
  184. i2c_1: i2c@13870000 {
  185. #address-cells = <1>;
  186. #size-cells = <0>;
  187. compatible = "samsung,s3c2440-i2c";
  188. reg = <0x13870000 0x100>;
  189. interrupts = <0 59 0>;
  190. clocks = <&clock 318>;
  191. clock-names = "i2c";
  192. pinctrl-names = "default";
  193. pinctrl-0 = <&i2c1_bus>;
  194. status = "disabled";
  195. };
  196. i2c_2: i2c@13880000 {
  197. #address-cells = <1>;
  198. #size-cells = <0>;
  199. compatible = "samsung,s3c2440-i2c";
  200. reg = <0x13880000 0x100>;
  201. interrupts = <0 60 0>;
  202. clocks = <&clock 319>;
  203. clock-names = "i2c";
  204. status = "disabled";
  205. };
  206. i2c_3: i2c@13890000 {
  207. #address-cells = <1>;
  208. #size-cells = <0>;
  209. compatible = "samsung,s3c2440-i2c";
  210. reg = <0x13890000 0x100>;
  211. interrupts = <0 61 0>;
  212. clocks = <&clock 320>;
  213. clock-names = "i2c";
  214. status = "disabled";
  215. };
  216. i2c_4: i2c@138A0000 {
  217. #address-cells = <1>;
  218. #size-cells = <0>;
  219. compatible = "samsung,s3c2440-i2c";
  220. reg = <0x138A0000 0x100>;
  221. interrupts = <0 62 0>;
  222. clocks = <&clock 321>;
  223. clock-names = "i2c";
  224. status = "disabled";
  225. };
  226. i2c_5: i2c@138B0000 {
  227. #address-cells = <1>;
  228. #size-cells = <0>;
  229. compatible = "samsung,s3c2440-i2c";
  230. reg = <0x138B0000 0x100>;
  231. interrupts = <0 63 0>;
  232. clocks = <&clock 322>;
  233. clock-names = "i2c";
  234. status = "disabled";
  235. };
  236. i2c_6: i2c@138C0000 {
  237. #address-cells = <1>;
  238. #size-cells = <0>;
  239. compatible = "samsung,s3c2440-i2c";
  240. reg = <0x138C0000 0x100>;
  241. interrupts = <0 64 0>;
  242. clocks = <&clock 323>;
  243. clock-names = "i2c";
  244. status = "disabled";
  245. };
  246. i2c_7: i2c@138D0000 {
  247. #address-cells = <1>;
  248. #size-cells = <0>;
  249. compatible = "samsung,s3c2440-i2c";
  250. reg = <0x138D0000 0x100>;
  251. interrupts = <0 65 0>;
  252. clocks = <&clock 324>;
  253. clock-names = "i2c";
  254. status = "disabled";
  255. };
  256. spi_0: spi@13920000 {
  257. compatible = "samsung,exynos4210-spi";
  258. reg = <0x13920000 0x100>;
  259. interrupts = <0 66 0>;
  260. tx-dma-channel = <&pdma0 7>; /* preliminary */
  261. rx-dma-channel = <&pdma0 6>; /* preliminary */
  262. #address-cells = <1>;
  263. #size-cells = <0>;
  264. clocks = <&clock 327>, <&clock 159>;
  265. clock-names = "spi", "spi_busclk0";
  266. pinctrl-names = "default";
  267. pinctrl-0 = <&spi0_bus>;
  268. status = "disabled";
  269. };
  270. spi_1: spi@13930000 {
  271. compatible = "samsung,exynos4210-spi";
  272. reg = <0x13930000 0x100>;
  273. interrupts = <0 67 0>;
  274. tx-dma-channel = <&pdma1 7>; /* preliminary */
  275. rx-dma-channel = <&pdma1 6>; /* preliminary */
  276. #address-cells = <1>;
  277. #size-cells = <0>;
  278. clocks = <&clock 328>, <&clock 160>;
  279. clock-names = "spi", "spi_busclk0";
  280. pinctrl-names = "default";
  281. pinctrl-0 = <&spi1_bus>;
  282. status = "disabled";
  283. };
  284. spi_2: spi@13940000 {
  285. compatible = "samsung,exynos4210-spi";
  286. reg = <0x13940000 0x100>;
  287. interrupts = <0 68 0>;
  288. tx-dma-channel = <&pdma0 9>; /* preliminary */
  289. rx-dma-channel = <&pdma0 8>; /* preliminary */
  290. #address-cells = <1>;
  291. #size-cells = <0>;
  292. clocks = <&clock 329>, <&clock 161>;
  293. clock-names = "spi", "spi_busclk0";
  294. pinctrl-names = "default";
  295. pinctrl-0 = <&spi2_bus>;
  296. status = "disabled";
  297. };
  298. amba {
  299. #address-cells = <1>;
  300. #size-cells = <1>;
  301. compatible = "arm,amba-bus";
  302. interrupt-parent = <&gic>;
  303. ranges;
  304. pdma0: pdma@12680000 {
  305. compatible = "arm,pl330", "arm,primecell";
  306. reg = <0x12680000 0x1000>;
  307. interrupts = <0 35 0>;
  308. clocks = <&clock 292>;
  309. clock-names = "apb_pclk";
  310. #dma-cells = <1>;
  311. #dma-channels = <8>;
  312. #dma-requests = <32>;
  313. };
  314. pdma1: pdma@12690000 {
  315. compatible = "arm,pl330", "arm,primecell";
  316. reg = <0x12690000 0x1000>;
  317. interrupts = <0 36 0>;
  318. clocks = <&clock 293>;
  319. clock-names = "apb_pclk";
  320. #dma-cells = <1>;
  321. #dma-channels = <8>;
  322. #dma-requests = <32>;
  323. };
  324. mdma1: mdma@12850000 {
  325. compatible = "arm,pl330", "arm,primecell";
  326. reg = <0x12850000 0x1000>;
  327. interrupts = <0 34 0>;
  328. clocks = <&clock 279>;
  329. clock-names = "apb_pclk";
  330. #dma-cells = <1>;
  331. #dma-channels = <8>;
  332. #dma-requests = <1>;
  333. };
  334. };
  335. };