mach-crag6410.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876
  1. /* linux/arch/arm/mach-s3c64xx/mach-crag6410.c
  2. *
  3. * Copyright 2011 Wolfson Microelectronics plc
  4. * Mark Brown <broonie@opensource.wolfsonmicro.com>
  5. *
  6. * Copyright 2011 Simtec Electronics
  7. * Ben Dooks <ben@simtec.co.uk>
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/list.h>
  15. #include <linux/serial_core.h>
  16. #include <linux/platform_device.h>
  17. #include <linux/fb.h>
  18. #include <linux/io.h>
  19. #include <linux/init.h>
  20. #include <linux/gpio.h>
  21. #include <linux/leds.h>
  22. #include <linux/delay.h>
  23. #include <linux/mmc/host.h>
  24. #include <linux/regulator/machine.h>
  25. #include <linux/regulator/fixed.h>
  26. #include <linux/pwm_backlight.h>
  27. #include <linux/dm9000.h>
  28. #include <linux/gpio_keys.h>
  29. #include <linux/basic_mmio_gpio.h>
  30. #include <linux/spi/spi.h>
  31. #include <linux/platform_data/pca953x.h>
  32. #include <linux/platform_data/s3c-hsotg.h>
  33. #include <video/platform_lcd.h>
  34. #include <linux/mfd/wm831x/core.h>
  35. #include <linux/mfd/wm831x/pdata.h>
  36. #include <linux/mfd/wm831x/irq.h>
  37. #include <linux/mfd/wm831x/gpio.h>
  38. #include <sound/wm1250-ev1.h>
  39. #include <asm/mach/arch.h>
  40. #include <asm/mach-types.h>
  41. #include <video/samsung_fimd.h>
  42. #include <mach/hardware.h>
  43. #include <mach/map.h>
  44. #include <mach/regs-gpio.h>
  45. #include <plat/regs-serial.h>
  46. #include <plat/fb.h>
  47. #include <plat/sdhci.h>
  48. #include <plat/gpio-cfg.h>
  49. #include <linux/platform_data/spi-s3c64xx.h>
  50. #include <plat/keypad.h>
  51. #include <plat/clock.h>
  52. #include <plat/devs.h>
  53. #include <plat/cpu.h>
  54. #include <plat/adc.h>
  55. #include <linux/platform_data/i2c-s3c2410.h>
  56. #include <plat/pm.h>
  57. #include <plat/samsung-time.h>
  58. #include "common.h"
  59. #include "crag6410.h"
  60. #include "regs-gpio-memport.h"
  61. #include "regs-modem.h"
  62. #include "regs-sys.h"
  63. /* serial port setup */
  64. #define UCON (S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK)
  65. #define ULCON (S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB)
  66. #define UFCON (S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE)
  67. static struct s3c2410_uartcfg crag6410_uartcfgs[] __initdata = {
  68. [0] = {
  69. .hwport = 0,
  70. .flags = 0,
  71. .ucon = UCON,
  72. .ulcon = ULCON,
  73. .ufcon = UFCON,
  74. },
  75. [1] = {
  76. .hwport = 1,
  77. .flags = 0,
  78. .ucon = UCON,
  79. .ulcon = ULCON,
  80. .ufcon = UFCON,
  81. },
  82. [2] = {
  83. .hwport = 2,
  84. .flags = 0,
  85. .ucon = UCON,
  86. .ulcon = ULCON,
  87. .ufcon = UFCON,
  88. },
  89. [3] = {
  90. .hwport = 3,
  91. .flags = 0,
  92. .ucon = UCON,
  93. .ulcon = ULCON,
  94. .ufcon = UFCON,
  95. },
  96. };
  97. static struct platform_pwm_backlight_data crag6410_backlight_data = {
  98. .pwm_id = 0,
  99. .max_brightness = 1000,
  100. .dft_brightness = 600,
  101. .pwm_period_ns = 100000, /* about 1kHz */
  102. .enable_gpio = -1,
  103. };
  104. static struct platform_device crag6410_backlight_device = {
  105. .name = "pwm-backlight",
  106. .id = -1,
  107. .dev = {
  108. .parent = &samsung_device_pwm.dev,
  109. .platform_data = &crag6410_backlight_data,
  110. },
  111. };
  112. static void crag6410_lcd_power_set(struct plat_lcd_data *pd, unsigned int power)
  113. {
  114. pr_debug("%s: setting power %d\n", __func__, power);
  115. if (power) {
  116. gpio_set_value(S3C64XX_GPB(0), 1);
  117. msleep(1);
  118. s3c_gpio_cfgpin(S3C64XX_GPF(14), S3C_GPIO_SFN(2));
  119. } else {
  120. gpio_direction_output(S3C64XX_GPF(14), 0);
  121. gpio_set_value(S3C64XX_GPB(0), 0);
  122. }
  123. }
  124. static struct platform_device crag6410_lcd_powerdev = {
  125. .name = "platform-lcd",
  126. .id = -1,
  127. .dev.parent = &s3c_device_fb.dev,
  128. .dev.platform_data = &(struct plat_lcd_data) {
  129. .set_power = crag6410_lcd_power_set,
  130. },
  131. };
  132. /* 640x480 URT */
  133. static struct s3c_fb_pd_win crag6410_fb_win0 = {
  134. .max_bpp = 32,
  135. .default_bpp = 16,
  136. .xres = 640,
  137. .yres = 480,
  138. .virtual_y = 480 * 2,
  139. .virtual_x = 640,
  140. };
  141. static struct fb_videomode crag6410_lcd_timing = {
  142. .left_margin = 150,
  143. .right_margin = 80,
  144. .upper_margin = 40,
  145. .lower_margin = 5,
  146. .hsync_len = 40,
  147. .vsync_len = 5,
  148. .xres = 640,
  149. .yres = 480,
  150. };
  151. /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
  152. static struct s3c_fb_platdata crag6410_lcd_pdata = {
  153. .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
  154. .vtiming = &crag6410_lcd_timing,
  155. .win[0] = &crag6410_fb_win0,
  156. .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
  157. .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
  158. };
  159. /* 2x6 keypad */
  160. static uint32_t crag6410_keymap[] = {
  161. /* KEY(row, col, keycode) */
  162. KEY(0, 0, KEY_VOLUMEUP),
  163. KEY(0, 1, KEY_HOME),
  164. KEY(0, 2, KEY_VOLUMEDOWN),
  165. KEY(0, 3, KEY_HELP),
  166. KEY(0, 4, KEY_MENU),
  167. KEY(0, 5, KEY_MEDIA),
  168. KEY(1, 0, 232),
  169. KEY(1, 1, KEY_DOWN),
  170. KEY(1, 2, KEY_LEFT),
  171. KEY(1, 3, KEY_UP),
  172. KEY(1, 4, KEY_RIGHT),
  173. KEY(1, 5, KEY_CAMERA),
  174. };
  175. static struct matrix_keymap_data crag6410_keymap_data = {
  176. .keymap = crag6410_keymap,
  177. .keymap_size = ARRAY_SIZE(crag6410_keymap),
  178. };
  179. static struct samsung_keypad_platdata crag6410_keypad_data = {
  180. .keymap_data = &crag6410_keymap_data,
  181. .rows = 2,
  182. .cols = 6,
  183. };
  184. static struct gpio_keys_button crag6410_gpio_keys[] = {
  185. [0] = {
  186. .code = KEY_SUSPEND,
  187. .gpio = S3C64XX_GPL(10), /* EINT 18 */
  188. .type = EV_KEY,
  189. .wakeup = 1,
  190. .active_low = 1,
  191. },
  192. [1] = {
  193. .code = SW_FRONT_PROXIMITY,
  194. .gpio = S3C64XX_GPN(11), /* EINT 11 */
  195. .type = EV_SW,
  196. },
  197. };
  198. static struct gpio_keys_platform_data crag6410_gpio_keydata = {
  199. .buttons = crag6410_gpio_keys,
  200. .nbuttons = ARRAY_SIZE(crag6410_gpio_keys),
  201. };
  202. static struct platform_device crag6410_gpio_keydev = {
  203. .name = "gpio-keys",
  204. .id = 0,
  205. .dev.platform_data = &crag6410_gpio_keydata,
  206. };
  207. static struct resource crag6410_dm9k_resource[] = {
  208. [0] = DEFINE_RES_MEM(S3C64XX_PA_XM0CSN5, 2),
  209. [1] = DEFINE_RES_MEM(S3C64XX_PA_XM0CSN5 + (1 << 8), 2),
  210. [2] = DEFINE_RES_NAMED(S3C_EINT(17), 1, NULL, IORESOURCE_IRQ \
  211. | IORESOURCE_IRQ_HIGHLEVEL),
  212. };
  213. static struct dm9000_plat_data mini6410_dm9k_pdata = {
  214. .flags = DM9000_PLATF_16BITONLY,
  215. };
  216. static struct platform_device crag6410_dm9k_device = {
  217. .name = "dm9000",
  218. .id = -1,
  219. .num_resources = ARRAY_SIZE(crag6410_dm9k_resource),
  220. .resource = crag6410_dm9k_resource,
  221. .dev.platform_data = &mini6410_dm9k_pdata,
  222. };
  223. static struct resource crag6410_mmgpio_resource[] = {
  224. [0] = DEFINE_RES_MEM_NAMED(S3C64XX_PA_XM0CSN4, 1, "dat"),
  225. };
  226. static struct platform_device crag6410_mmgpio = {
  227. .name = "basic-mmio-gpio",
  228. .id = -1,
  229. .resource = crag6410_mmgpio_resource,
  230. .num_resources = ARRAY_SIZE(crag6410_mmgpio_resource),
  231. .dev.platform_data = &(struct bgpio_pdata) {
  232. .base = MMGPIO_GPIO_BASE,
  233. },
  234. };
  235. static struct platform_device speyside_device = {
  236. .name = "speyside",
  237. .id = -1,
  238. };
  239. static struct platform_device lowland_device = {
  240. .name = "lowland",
  241. .id = -1,
  242. };
  243. static struct platform_device tobermory_device = {
  244. .name = "tobermory",
  245. .id = -1,
  246. };
  247. static struct platform_device littlemill_device = {
  248. .name = "littlemill",
  249. .id = -1,
  250. };
  251. static struct platform_device bells_wm2200_device = {
  252. .name = "bells",
  253. .id = 0,
  254. };
  255. static struct platform_device bells_wm5102_device = {
  256. .name = "bells",
  257. .id = 1,
  258. };
  259. static struct platform_device bells_wm5110_device = {
  260. .name = "bells",
  261. .id = 2,
  262. };
  263. static struct regulator_consumer_supply wallvdd_consumers[] = {
  264. REGULATOR_SUPPLY("SPKVDD", "1-001a"),
  265. REGULATOR_SUPPLY("SPKVDD1", "1-001a"),
  266. REGULATOR_SUPPLY("SPKVDD2", "1-001a"),
  267. REGULATOR_SUPPLY("SPKVDDL", "1-001a"),
  268. REGULATOR_SUPPLY("SPKVDDR", "1-001a"),
  269. REGULATOR_SUPPLY("SPKVDDL", "spi0.1"),
  270. REGULATOR_SUPPLY("SPKVDDR", "spi0.1"),
  271. REGULATOR_SUPPLY("SPKVDDL", "wm5102-codec"),
  272. REGULATOR_SUPPLY("SPKVDDR", "wm5102-codec"),
  273. REGULATOR_SUPPLY("SPKVDDL", "wm5110-codec"),
  274. REGULATOR_SUPPLY("SPKVDDR", "wm5110-codec"),
  275. REGULATOR_SUPPLY("DC1VDD", "0-0034"),
  276. REGULATOR_SUPPLY("DC2VDD", "0-0034"),
  277. REGULATOR_SUPPLY("DC3VDD", "0-0034"),
  278. REGULATOR_SUPPLY("LDO1VDD", "0-0034"),
  279. REGULATOR_SUPPLY("LDO2VDD", "0-0034"),
  280. REGULATOR_SUPPLY("LDO4VDD", "0-0034"),
  281. REGULATOR_SUPPLY("LDO5VDD", "0-0034"),
  282. REGULATOR_SUPPLY("LDO6VDD", "0-0034"),
  283. REGULATOR_SUPPLY("LDO7VDD", "0-0034"),
  284. REGULATOR_SUPPLY("LDO8VDD", "0-0034"),
  285. REGULATOR_SUPPLY("LDO9VDD", "0-0034"),
  286. REGULATOR_SUPPLY("LDO10VDD", "0-0034"),
  287. REGULATOR_SUPPLY("LDO11VDD", "0-0034"),
  288. REGULATOR_SUPPLY("DC1VDD", "1-0034"),
  289. REGULATOR_SUPPLY("DC2VDD", "1-0034"),
  290. REGULATOR_SUPPLY("DC3VDD", "1-0034"),
  291. REGULATOR_SUPPLY("LDO1VDD", "1-0034"),
  292. REGULATOR_SUPPLY("LDO2VDD", "1-0034"),
  293. REGULATOR_SUPPLY("LDO4VDD", "1-0034"),
  294. REGULATOR_SUPPLY("LDO5VDD", "1-0034"),
  295. REGULATOR_SUPPLY("LDO6VDD", "1-0034"),
  296. REGULATOR_SUPPLY("LDO7VDD", "1-0034"),
  297. REGULATOR_SUPPLY("LDO8VDD", "1-0034"),
  298. REGULATOR_SUPPLY("LDO9VDD", "1-0034"),
  299. REGULATOR_SUPPLY("LDO10VDD", "1-0034"),
  300. REGULATOR_SUPPLY("LDO11VDD", "1-0034"),
  301. };
  302. static struct regulator_init_data wallvdd_data = {
  303. .constraints = {
  304. .always_on = 1,
  305. },
  306. .num_consumer_supplies = ARRAY_SIZE(wallvdd_consumers),
  307. .consumer_supplies = wallvdd_consumers,
  308. };
  309. static struct fixed_voltage_config wallvdd_pdata = {
  310. .supply_name = "WALLVDD",
  311. .microvolts = 5000000,
  312. .init_data = &wallvdd_data,
  313. .gpio = -EINVAL,
  314. };
  315. static struct platform_device wallvdd_device = {
  316. .name = "reg-fixed-voltage",
  317. .id = -1,
  318. .dev = {
  319. .platform_data = &wallvdd_pdata,
  320. },
  321. };
  322. static struct platform_device *crag6410_devices[] __initdata = {
  323. &s3c_device_hsmmc0,
  324. &s3c_device_hsmmc2,
  325. &s3c_device_i2c0,
  326. &s3c_device_i2c1,
  327. &s3c_device_fb,
  328. &s3c_device_ohci,
  329. &s3c_device_usb_hsotg,
  330. &samsung_device_pwm,
  331. &s3c64xx_device_iis0,
  332. &s3c64xx_device_iis1,
  333. &samsung_device_keypad,
  334. &crag6410_gpio_keydev,
  335. &crag6410_dm9k_device,
  336. &s3c64xx_device_spi0,
  337. &crag6410_mmgpio,
  338. &crag6410_lcd_powerdev,
  339. &crag6410_backlight_device,
  340. &speyside_device,
  341. &tobermory_device,
  342. &littlemill_device,
  343. &lowland_device,
  344. &bells_wm2200_device,
  345. &bells_wm5102_device,
  346. &bells_wm5110_device,
  347. &wallvdd_device,
  348. };
  349. static struct pca953x_platform_data crag6410_pca_data = {
  350. .gpio_base = PCA935X_GPIO_BASE,
  351. .irq_base = -1,
  352. };
  353. /* VDDARM is controlled by DVS1 connected to GPK(0) */
  354. static struct wm831x_buckv_pdata vddarm_pdata = {
  355. .dvs_control_src = 1,
  356. .dvs_gpio = S3C64XX_GPK(0),
  357. };
  358. static struct regulator_consumer_supply vddarm_consumers[] = {
  359. REGULATOR_SUPPLY("vddarm", NULL),
  360. };
  361. static struct regulator_init_data vddarm = {
  362. .constraints = {
  363. .name = "VDDARM",
  364. .min_uV = 1000000,
  365. .max_uV = 1300000,
  366. .always_on = 1,
  367. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  368. },
  369. .num_consumer_supplies = ARRAY_SIZE(vddarm_consumers),
  370. .consumer_supplies = vddarm_consumers,
  371. .supply_regulator = "WALLVDD",
  372. .driver_data = &vddarm_pdata,
  373. };
  374. static struct regulator_consumer_supply vddint_consumers[] = {
  375. REGULATOR_SUPPLY("vddint", NULL),
  376. };
  377. static struct regulator_init_data vddint = {
  378. .constraints = {
  379. .name = "VDDINT",
  380. .min_uV = 1000000,
  381. .max_uV = 1200000,
  382. .always_on = 1,
  383. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  384. },
  385. .num_consumer_supplies = ARRAY_SIZE(vddint_consumers),
  386. .consumer_supplies = vddint_consumers,
  387. .supply_regulator = "WALLVDD",
  388. };
  389. static struct regulator_init_data vddmem = {
  390. .constraints = {
  391. .name = "VDDMEM",
  392. .always_on = 1,
  393. },
  394. };
  395. static struct regulator_init_data vddsys = {
  396. .constraints = {
  397. .name = "VDDSYS,VDDEXT,VDDPCM,VDDSS",
  398. .always_on = 1,
  399. },
  400. };
  401. static struct regulator_consumer_supply vddmmc_consumers[] = {
  402. REGULATOR_SUPPLY("vmmc", "s3c-sdhci.0"),
  403. REGULATOR_SUPPLY("vmmc", "s3c-sdhci.1"),
  404. REGULATOR_SUPPLY("vmmc", "s3c-sdhci.2"),
  405. };
  406. static struct regulator_init_data vddmmc = {
  407. .constraints = {
  408. .name = "VDDMMC,UH",
  409. .always_on = 1,
  410. },
  411. .num_consumer_supplies = ARRAY_SIZE(vddmmc_consumers),
  412. .consumer_supplies = vddmmc_consumers,
  413. .supply_regulator = "WALLVDD",
  414. };
  415. static struct regulator_init_data vddotgi = {
  416. .constraints = {
  417. .name = "VDDOTGi",
  418. .always_on = 1,
  419. },
  420. .supply_regulator = "WALLVDD",
  421. };
  422. static struct regulator_init_data vddotg = {
  423. .constraints = {
  424. .name = "VDDOTG",
  425. .always_on = 1,
  426. },
  427. .supply_regulator = "WALLVDD",
  428. };
  429. static struct regulator_init_data vddhi = {
  430. .constraints = {
  431. .name = "VDDHI",
  432. .always_on = 1,
  433. },
  434. .supply_regulator = "WALLVDD",
  435. };
  436. static struct regulator_init_data vddadc = {
  437. .constraints = {
  438. .name = "VDDADC,VDDDAC",
  439. .always_on = 1,
  440. },
  441. .supply_regulator = "WALLVDD",
  442. };
  443. static struct regulator_init_data vddmem0 = {
  444. .constraints = {
  445. .name = "VDDMEM0",
  446. .always_on = 1,
  447. },
  448. .supply_regulator = "WALLVDD",
  449. };
  450. static struct regulator_init_data vddpll = {
  451. .constraints = {
  452. .name = "VDDPLL",
  453. .always_on = 1,
  454. },
  455. .supply_regulator = "WALLVDD",
  456. };
  457. static struct regulator_init_data vddlcd = {
  458. .constraints = {
  459. .name = "VDDLCD",
  460. .always_on = 1,
  461. },
  462. .supply_regulator = "WALLVDD",
  463. };
  464. static struct regulator_init_data vddalive = {
  465. .constraints = {
  466. .name = "VDDALIVE",
  467. .always_on = 1,
  468. },
  469. .supply_regulator = "WALLVDD",
  470. };
  471. static struct wm831x_backup_pdata banff_backup_pdata = {
  472. .charger_enable = 1,
  473. .vlim = 2500, /* mV */
  474. .ilim = 200, /* uA */
  475. };
  476. static struct wm831x_status_pdata banff_red_led = {
  477. .name = "banff:red:",
  478. .default_src = WM831X_STATUS_MANUAL,
  479. };
  480. static struct wm831x_status_pdata banff_green_led = {
  481. .name = "banff:green:",
  482. .default_src = WM831X_STATUS_MANUAL,
  483. };
  484. static struct wm831x_touch_pdata touch_pdata = {
  485. .data_irq = S3C_EINT(26),
  486. .pd_irq = S3C_EINT(27),
  487. };
  488. static struct wm831x_pdata crag_pmic_pdata = {
  489. .wm831x_num = 1,
  490. .gpio_base = BANFF_PMIC_GPIO_BASE,
  491. .soft_shutdown = true,
  492. .backup = &banff_backup_pdata,
  493. .gpio_defaults = {
  494. /* GPIO5: DVS1_REQ - CMOS, DBVDD, active high */
  495. [4] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA | 0x8,
  496. /* GPIO11: Touchscreen data - CMOS, DBVDD, active high*/
  497. [10] = WM831X_GPN_POL | WM831X_GPN_ENA | 0x6,
  498. /* GPIO12: Touchscreen pen down - CMOS, DBVDD, active high*/
  499. [11] = WM831X_GPN_POL | WM831X_GPN_ENA | 0x7,
  500. },
  501. .dcdc = {
  502. &vddarm, /* DCDC1 */
  503. &vddint, /* DCDC2 */
  504. &vddmem, /* DCDC3 */
  505. },
  506. .ldo = {
  507. &vddsys, /* LDO1 */
  508. &vddmmc, /* LDO2 */
  509. NULL, /* LDO3 */
  510. &vddotgi, /* LDO4 */
  511. &vddotg, /* LDO5 */
  512. &vddhi, /* LDO6 */
  513. &vddadc, /* LDO7 */
  514. &vddmem0, /* LDO8 */
  515. &vddpll, /* LDO9 */
  516. &vddlcd, /* LDO10 */
  517. &vddalive, /* LDO11 */
  518. },
  519. .status = {
  520. &banff_green_led,
  521. &banff_red_led,
  522. },
  523. .touch = &touch_pdata,
  524. };
  525. static struct i2c_board_info i2c_devs0[] = {
  526. { I2C_BOARD_INFO("24c08", 0x50), },
  527. { I2C_BOARD_INFO("tca6408", 0x20),
  528. .platform_data = &crag6410_pca_data,
  529. },
  530. { I2C_BOARD_INFO("wm8312", 0x34),
  531. .platform_data = &crag_pmic_pdata,
  532. .irq = S3C_EINT(23),
  533. },
  534. };
  535. static struct s3c2410_platform_i2c i2c0_pdata = {
  536. .frequency = 400000,
  537. };
  538. static struct regulator_consumer_supply pvdd_1v2_consumers[] = {
  539. REGULATOR_SUPPLY("DCVDD", "spi0.0"),
  540. REGULATOR_SUPPLY("AVDD", "spi0.0"),
  541. REGULATOR_SUPPLY("AVDD", "spi0.1"),
  542. };
  543. static struct regulator_init_data pvdd_1v2 = {
  544. .constraints = {
  545. .name = "PVDD_1V2",
  546. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  547. },
  548. .consumer_supplies = pvdd_1v2_consumers,
  549. .num_consumer_supplies = ARRAY_SIZE(pvdd_1v2_consumers),
  550. };
  551. static struct regulator_consumer_supply pvdd_1v8_consumers[] = {
  552. REGULATOR_SUPPLY("LDOVDD", "1-001a"),
  553. REGULATOR_SUPPLY("PLLVDD", "1-001a"),
  554. REGULATOR_SUPPLY("DBVDD", "1-001a"),
  555. REGULATOR_SUPPLY("DBVDD1", "1-001a"),
  556. REGULATOR_SUPPLY("DBVDD2", "1-001a"),
  557. REGULATOR_SUPPLY("DBVDD3", "1-001a"),
  558. REGULATOR_SUPPLY("CPVDD", "1-001a"),
  559. REGULATOR_SUPPLY("AVDD2", "1-001a"),
  560. REGULATOR_SUPPLY("DCVDD", "1-001a"),
  561. REGULATOR_SUPPLY("AVDD", "1-001a"),
  562. REGULATOR_SUPPLY("DBVDD", "spi0.0"),
  563. REGULATOR_SUPPLY("DBVDD", "1-003a"),
  564. REGULATOR_SUPPLY("LDOVDD", "1-003a"),
  565. REGULATOR_SUPPLY("CPVDD", "1-003a"),
  566. REGULATOR_SUPPLY("AVDD", "1-003a"),
  567. REGULATOR_SUPPLY("DBVDD1", "spi0.1"),
  568. REGULATOR_SUPPLY("DBVDD2", "spi0.1"),
  569. REGULATOR_SUPPLY("DBVDD3", "spi0.1"),
  570. REGULATOR_SUPPLY("LDOVDD", "spi0.1"),
  571. REGULATOR_SUPPLY("CPVDD", "spi0.1"),
  572. REGULATOR_SUPPLY("DBVDD2", "wm5102-codec"),
  573. REGULATOR_SUPPLY("DBVDD3", "wm5102-codec"),
  574. REGULATOR_SUPPLY("CPVDD", "wm5102-codec"),
  575. REGULATOR_SUPPLY("DBVDD2", "wm5110-codec"),
  576. REGULATOR_SUPPLY("DBVDD3", "wm5110-codec"),
  577. REGULATOR_SUPPLY("CPVDD", "wm5110-codec"),
  578. };
  579. static struct regulator_init_data pvdd_1v8 = {
  580. .constraints = {
  581. .name = "PVDD_1V8",
  582. .always_on = 1,
  583. },
  584. .consumer_supplies = pvdd_1v8_consumers,
  585. .num_consumer_supplies = ARRAY_SIZE(pvdd_1v8_consumers),
  586. };
  587. static struct regulator_consumer_supply pvdd_3v3_consumers[] = {
  588. REGULATOR_SUPPLY("MICVDD", "1-001a"),
  589. REGULATOR_SUPPLY("AVDD1", "1-001a"),
  590. };
  591. static struct regulator_init_data pvdd_3v3 = {
  592. .constraints = {
  593. .name = "PVDD_3V3",
  594. .always_on = 1,
  595. },
  596. .consumer_supplies = pvdd_3v3_consumers,
  597. .num_consumer_supplies = ARRAY_SIZE(pvdd_3v3_consumers),
  598. };
  599. static struct wm831x_pdata glenfarclas_pmic_pdata = {
  600. .wm831x_num = 2,
  601. .irq_base = GLENFARCLAS_PMIC_IRQ_BASE,
  602. .gpio_base = GLENFARCLAS_PMIC_GPIO_BASE,
  603. .soft_shutdown = true,
  604. .gpio_defaults = {
  605. /* GPIO1-3: IRQ inputs, rising edge triggered, CMOS */
  606. [0] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
  607. [1] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
  608. [2] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
  609. },
  610. .dcdc = {
  611. &pvdd_1v2, /* DCDC1 */
  612. &pvdd_1v8, /* DCDC2 */
  613. &pvdd_3v3, /* DCDC3 */
  614. },
  615. .disable_touch = true,
  616. };
  617. static struct wm1250_ev1_pdata wm1250_ev1_pdata = {
  618. .gpios = {
  619. [WM1250_EV1_GPIO_CLK_ENA] = S3C64XX_GPN(12),
  620. [WM1250_EV1_GPIO_CLK_SEL0] = S3C64XX_GPL(12),
  621. [WM1250_EV1_GPIO_CLK_SEL1] = S3C64XX_GPL(13),
  622. [WM1250_EV1_GPIO_OSR] = S3C64XX_GPL(14),
  623. [WM1250_EV1_GPIO_MASTER] = S3C64XX_GPL(8),
  624. },
  625. };
  626. static struct i2c_board_info i2c_devs1[] = {
  627. { I2C_BOARD_INFO("wm8311", 0x34),
  628. .irq = S3C_EINT(0),
  629. .platform_data = &glenfarclas_pmic_pdata },
  630. { I2C_BOARD_INFO("wlf-gf-module", 0x20) },
  631. { I2C_BOARD_INFO("wlf-gf-module", 0x22) },
  632. { I2C_BOARD_INFO("wlf-gf-module", 0x24) },
  633. { I2C_BOARD_INFO("wlf-gf-module", 0x25) },
  634. { I2C_BOARD_INFO("wlf-gf-module", 0x26) },
  635. { I2C_BOARD_INFO("wm1250-ev1", 0x27),
  636. .platform_data = &wm1250_ev1_pdata },
  637. };
  638. static struct s3c2410_platform_i2c i2c1_pdata = {
  639. .frequency = 400000,
  640. .bus_num = 1,
  641. };
  642. static void __init crag6410_map_io(void)
  643. {
  644. s3c64xx_init_io(NULL, 0);
  645. s3c24xx_init_clocks(12000000);
  646. s3c24xx_init_uarts(crag6410_uartcfgs, ARRAY_SIZE(crag6410_uartcfgs));
  647. samsung_set_timer_source(SAMSUNG_PWM3, SAMSUNG_PWM4);
  648. /* LCD type and Bypass set by bootloader */
  649. }
  650. static struct s3c_sdhci_platdata crag6410_hsmmc2_pdata = {
  651. .max_width = 4,
  652. .cd_type = S3C_SDHCI_CD_PERMANENT,
  653. .host_caps = MMC_CAP_POWER_OFF_CARD,
  654. };
  655. static void crag6410_cfg_sdhci0(struct platform_device *dev, int width)
  656. {
  657. /* Set all the necessary GPG pins to special-function 2 */
  658. s3c_gpio_cfgrange_nopull(S3C64XX_GPG(0), 2 + width, S3C_GPIO_SFN(2));
  659. /* force card-detected for prototype 0 */
  660. s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_DOWN);
  661. }
  662. static struct s3c_sdhci_platdata crag6410_hsmmc0_pdata = {
  663. .max_width = 4,
  664. .cd_type = S3C_SDHCI_CD_INTERNAL,
  665. .cfg_gpio = crag6410_cfg_sdhci0,
  666. .host_caps = MMC_CAP_POWER_OFF_CARD,
  667. };
  668. static const struct gpio_led gpio_leds[] = {
  669. {
  670. .name = "d13:green:",
  671. .gpio = MMGPIO_GPIO_BASE + 0,
  672. .default_state = LEDS_GPIO_DEFSTATE_ON,
  673. },
  674. {
  675. .name = "d14:green:",
  676. .gpio = MMGPIO_GPIO_BASE + 1,
  677. .default_state = LEDS_GPIO_DEFSTATE_ON,
  678. },
  679. {
  680. .name = "d15:green:",
  681. .gpio = MMGPIO_GPIO_BASE + 2,
  682. .default_state = LEDS_GPIO_DEFSTATE_ON,
  683. },
  684. {
  685. .name = "d16:green:",
  686. .gpio = MMGPIO_GPIO_BASE + 3,
  687. .default_state = LEDS_GPIO_DEFSTATE_ON,
  688. },
  689. {
  690. .name = "d17:green:",
  691. .gpio = MMGPIO_GPIO_BASE + 4,
  692. .default_state = LEDS_GPIO_DEFSTATE_ON,
  693. },
  694. {
  695. .name = "d18:green:",
  696. .gpio = MMGPIO_GPIO_BASE + 5,
  697. .default_state = LEDS_GPIO_DEFSTATE_ON,
  698. },
  699. {
  700. .name = "d19:green:",
  701. .gpio = MMGPIO_GPIO_BASE + 6,
  702. .default_state = LEDS_GPIO_DEFSTATE_ON,
  703. },
  704. {
  705. .name = "d20:green:",
  706. .gpio = MMGPIO_GPIO_BASE + 7,
  707. .default_state = LEDS_GPIO_DEFSTATE_ON,
  708. },
  709. };
  710. static const struct gpio_led_platform_data gpio_leds_pdata = {
  711. .leds = gpio_leds,
  712. .num_leds = ARRAY_SIZE(gpio_leds),
  713. };
  714. static struct s3c_hsotg_plat crag6410_hsotg_pdata;
  715. static void __init crag6410_machine_init(void)
  716. {
  717. /* Open drain IRQs need pullups */
  718. s3c_gpio_setpull(S3C64XX_GPM(0), S3C_GPIO_PULL_UP);
  719. s3c_gpio_setpull(S3C64XX_GPN(0), S3C_GPIO_PULL_UP);
  720. gpio_request(S3C64XX_GPB(0), "LCD power");
  721. gpio_direction_output(S3C64XX_GPB(0), 0);
  722. gpio_request(S3C64XX_GPF(14), "LCD PWM");
  723. gpio_direction_output(S3C64XX_GPF(14), 0); /* turn off */
  724. gpio_request(S3C64XX_GPB(1), "SD power");
  725. gpio_direction_output(S3C64XX_GPB(1), 0);
  726. gpio_request(S3C64XX_GPF(10), "nRESETSEL");
  727. gpio_direction_output(S3C64XX_GPF(10), 1);
  728. s3c_sdhci0_set_platdata(&crag6410_hsmmc0_pdata);
  729. s3c_sdhci2_set_platdata(&crag6410_hsmmc2_pdata);
  730. s3c_i2c0_set_platdata(&i2c0_pdata);
  731. s3c_i2c1_set_platdata(&i2c1_pdata);
  732. s3c_fb_set_platdata(&crag6410_lcd_pdata);
  733. s3c_hsotg_set_platdata(&crag6410_hsotg_pdata);
  734. i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
  735. i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
  736. samsung_keypad_set_platdata(&crag6410_keypad_data);
  737. s3c64xx_spi0_set_platdata(NULL, 0, 2);
  738. platform_add_devices(crag6410_devices, ARRAY_SIZE(crag6410_devices));
  739. gpio_led_register_device(-1, &gpio_leds_pdata);
  740. regulator_has_full_constraints();
  741. s3c64xx_pm_init();
  742. }
  743. MACHINE_START(WLF_CRAGG_6410, "Wolfson Cragganmore 6410")
  744. /* Maintainer: Mark Brown <broonie@opensource.wolfsonmicro.com> */
  745. .atag_offset = 0x100,
  746. .init_irq = s3c6410_init_irq,
  747. .map_io = crag6410_map_io,
  748. .init_machine = crag6410_machine_init,
  749. .init_late = s3c64xx_init_late,
  750. .init_time = samsung_timer_init,
  751. .restart = s3c64xx_restart,
  752. MACHINE_END