mpspec.h 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. #ifndef _AM_X86_MPSPEC_H
  2. #define _AM_X86_MPSPEC_H
  3. #include <asm/mpspec_def.h>
  4. #ifdef CONFIG_X86_32
  5. #include <mach_mpspec.h>
  6. extern int mp_bus_id_to_type[MAX_MP_BUSSES];
  7. extern int mp_bus_id_to_node[MAX_MP_BUSSES];
  8. extern int mp_bus_id_to_local[MAX_MP_BUSSES];
  9. extern unsigned int def_to_bigsmp;
  10. extern int apic_version[MAX_APICS];
  11. extern u8 apicid_2_node[];
  12. extern int pic_mode;
  13. #define MAX_APICID 256
  14. #else
  15. #define MAX_MP_BUSSES 256
  16. /* Each PCI slot may be a combo card with its own bus. 4 IRQ pins per slot. */
  17. #define MAX_IRQ_SOURCES (MAX_MP_BUSSES * 4)
  18. extern void early_find_smp_config(void);
  19. extern void early_get_smp_config(void);
  20. #endif
  21. extern DECLARE_BITMAP(mp_bus_not_pci, MAX_MP_BUSSES);
  22. extern int mp_bus_id_to_pci_bus[MAX_MP_BUSSES];
  23. extern unsigned int boot_cpu_physical_apicid;
  24. extern int smp_found_config;
  25. extern int nr_ioapics;
  26. extern int mp_irq_entries;
  27. extern struct mpc_config_intsrc mp_irqs[MAX_IRQ_SOURCES];
  28. extern int mpc_default_type;
  29. extern unsigned long mp_lapic_addr;
  30. extern void find_smp_config(void);
  31. extern void get_smp_config(void);
  32. #ifdef CONFIG_ACPI
  33. extern void mp_register_lapic(u8 id, u8 enabled);
  34. extern void mp_register_lapic_address(u64 address);
  35. extern void mp_register_ioapic(u8 id, u32 address, u32 gsi_base);
  36. extern void mp_override_legacy_irq(u8 bus_irq, u8 polarity, u8 trigger,
  37. u32 gsi);
  38. extern void mp_config_acpi_legacy_irqs(void);
  39. extern int mp_register_gsi(u32 gsi, int edge_level, int active_high_low);
  40. #endif /* CONFIG_ACPI */
  41. #define PHYSID_ARRAY_SIZE BITS_TO_LONGS(MAX_APICS)
  42. struct physid_mask
  43. {
  44. unsigned long mask[PHYSID_ARRAY_SIZE];
  45. };
  46. typedef struct physid_mask physid_mask_t;
  47. #define physid_set(physid, map) set_bit(physid, (map).mask)
  48. #define physid_clear(physid, map) clear_bit(physid, (map).mask)
  49. #define physid_isset(physid, map) test_bit(physid, (map).mask)
  50. #define physid_test_and_set(physid, map) \
  51. test_and_set_bit(physid, (map).mask)
  52. #define physids_and(dst, src1, src2) \
  53. bitmap_and((dst).mask, (src1).mask, (src2).mask, MAX_APICS)
  54. #define physids_or(dst, src1, src2) \
  55. bitmap_or((dst).mask, (src1).mask, (src2).mask, MAX_APICS)
  56. #define physids_clear(map) \
  57. bitmap_zero((map).mask, MAX_APICS)
  58. #define physids_complement(dst, src) \
  59. bitmap_complement((dst).mask, (src).mask, MAX_APICS)
  60. #define physids_empty(map) \
  61. bitmap_empty((map).mask, MAX_APICS)
  62. #define physids_equal(map1, map2) \
  63. bitmap_equal((map1).mask, (map2).mask, MAX_APICS)
  64. #define physids_weight(map) \
  65. bitmap_weight((map).mask, MAX_APICS)
  66. #define physids_shift_right(d, s, n) \
  67. bitmap_shift_right((d).mask, (s).mask, n, MAX_APICS)
  68. #define physids_shift_left(d, s, n) \
  69. bitmap_shift_left((d).mask, (s).mask, n, MAX_APICS)
  70. #define physids_coerce(map) ((map).mask[0])
  71. #define physids_promote(physids) \
  72. ({ \
  73. physid_mask_t __physid_mask = PHYSID_MASK_NONE; \
  74. __physid_mask.mask[0] = physids; \
  75. __physid_mask; \
  76. })
  77. #define physid_mask_of_physid(physid) \
  78. ({ \
  79. physid_mask_t __physid_mask = PHYSID_MASK_NONE; \
  80. physid_set(physid, __physid_mask); \
  81. __physid_mask; \
  82. })
  83. #define PHYSID_MASK_ALL { {[0 ... PHYSID_ARRAY_SIZE-1] = ~0UL} }
  84. #define PHYSID_MASK_NONE { {[0 ... PHYSID_ARRAY_SIZE-1] = 0UL} }
  85. extern physid_mask_t phys_cpu_present_map;
  86. #endif