dm1105.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917
  1. /*
  2. * dm1105.c - driver for DVB cards based on SDMC DM1105 PCI chip
  3. *
  4. * Copyright (C) 2008 Igor M. Liplianin <liplianin@me.by>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  19. *
  20. */
  21. #include <linux/version.h>
  22. #include <linux/i2c.h>
  23. #include <linux/init.h>
  24. #include <linux/kernel.h>
  25. #include <linux/module.h>
  26. #include <linux/proc_fs.h>
  27. #include <linux/pci.h>
  28. #include <linux/dma-mapping.h>
  29. #include <linux/input.h>
  30. #include <media/ir-common.h>
  31. #include "demux.h"
  32. #include "dmxdev.h"
  33. #include "dvb_demux.h"
  34. #include "dvb_frontend.h"
  35. #include "dvb_net.h"
  36. #include "dvbdev.h"
  37. #include "dvb-pll.h"
  38. #include "stv0299.h"
  39. /*#include "stv0288.h"
  40. *#include "si21xx.h"
  41. *#include "stb6000.h"
  42. *#include "cx24116.h"*/
  43. #include "z0194a.h"
  44. /* ----------------------------------------------- */
  45. /*
  46. * PCI ID's
  47. */
  48. #ifndef PCI_VENDOR_ID_TRIGEM
  49. #define PCI_VENDOR_ID_TRIGEM 0x109f
  50. #endif
  51. #ifndef PCI_DEVICE_ID_DM1105
  52. #define PCI_DEVICE_ID_DM1105 0x036f
  53. #endif
  54. #ifndef PCI_DEVICE_ID_DW2002
  55. #define PCI_DEVICE_ID_DW2002 0x2002
  56. #endif
  57. #ifndef PCI_DEVICE_ID_DW2004
  58. #define PCI_DEVICE_ID_DW2004 0x2004
  59. #endif
  60. /* ----------------------------------------------- */
  61. /* sdmc dm1105 registers */
  62. /* TS Control */
  63. #define DM1105_TSCTR 0x00
  64. #define DM1105_DTALENTH 0x04
  65. /* GPIO Interface */
  66. #define DM1105_GPIOVAL 0x08
  67. #define DM1105_GPIOCTR 0x0c
  68. /* PID serial number */
  69. #define DM1105_PIDN 0x10
  70. /* Odd-even secret key select */
  71. #define DM1105_CWSEL 0x14
  72. /* Host Command Interface */
  73. #define DM1105_HOST_CTR 0x18
  74. #define DM1105_HOST_AD 0x1c
  75. /* PCI Interface */
  76. #define DM1105_CR 0x30
  77. #define DM1105_RST 0x34
  78. #define DM1105_STADR 0x38
  79. #define DM1105_RLEN 0x3c
  80. #define DM1105_WRP 0x40
  81. #define DM1105_INTCNT 0x44
  82. #define DM1105_INTMAK 0x48
  83. #define DM1105_INTSTS 0x4c
  84. /* CW Value */
  85. #define DM1105_ODD 0x50
  86. #define DM1105_EVEN 0x58
  87. /* PID Value */
  88. #define DM1105_PID 0x60
  89. /* IR Control */
  90. #define DM1105_IRCTR 0x64
  91. #define DM1105_IRMODE 0x68
  92. #define DM1105_SYSTEMCODE 0x6c
  93. #define DM1105_IRCODE 0x70
  94. /* Unknown Values */
  95. #define DM1105_ENCRYPT 0x74
  96. #define DM1105_VER 0x7c
  97. /* I2C Interface */
  98. #define DM1105_I2CCTR 0x80
  99. #define DM1105_I2CSTS 0x81
  100. #define DM1105_I2CDAT 0x82
  101. #define DM1105_I2C_RA 0x83
  102. /* ----------------------------------------------- */
  103. /* Interrupt Mask Bits */
  104. #define INTMAK_TSIRQM 0x01
  105. #define INTMAK_HIRQM 0x04
  106. #define INTMAK_IRM 0x08
  107. #define INTMAK_ALLMASK (INTMAK_TSIRQM | \
  108. INTMAK_HIRQM | \
  109. INTMAK_IRM)
  110. #define INTMAK_NONEMASK 0x00
  111. /* Interrupt Status Bits */
  112. #define INTSTS_TSIRQ 0x01
  113. #define INTSTS_HIRQ 0x04
  114. #define INTSTS_IR 0x08
  115. /* IR Control Bits */
  116. #define DM1105_IR_EN 0x01
  117. #define DM1105_SYS_CHK 0x02
  118. #define DM1105_REP_FLG 0x08
  119. /* EEPROM addr */
  120. #define IIC_24C01_addr 0xa0
  121. /* Max board count */
  122. #define DM1105_MAX 0x04
  123. #define DRIVER_NAME "dm1105"
  124. #define DM1105_DMA_PACKETS 47
  125. #define DM1105_DMA_PACKET_LENGTH (128*4)
  126. #define DM1105_DMA_BYTES (128 * 4 * DM1105_DMA_PACKETS)
  127. /* GPIO's for LNB power control */
  128. #define DM1105_LNB_MASK 0x00000000
  129. #define DM1105_LNB_13V 0x00010100
  130. #define DM1105_LNB_18V 0x00000100
  131. static int ir_debug;
  132. module_param(ir_debug, int, 0644);
  133. MODULE_PARM_DESC(ir_debug, "enable debugging information for IR decoding");
  134. DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
  135. static u16 ir_codes_dm1105_nec[128] = {
  136. [0x0a] = KEY_Q, /*power*/
  137. [0x0c] = KEY_M, /*mute*/
  138. [0x11] = KEY_1,
  139. [0x12] = KEY_2,
  140. [0x13] = KEY_3,
  141. [0x14] = KEY_4,
  142. [0x15] = KEY_5,
  143. [0x16] = KEY_6,
  144. [0x17] = KEY_7,
  145. [0x18] = KEY_8,
  146. [0x19] = KEY_9,
  147. [0x10] = KEY_0,
  148. [0x1c] = KEY_PAGEUP, /*ch+*/
  149. [0x0f] = KEY_PAGEDOWN, /*ch-*/
  150. [0x1a] = KEY_O, /*vol+*/
  151. [0x0e] = KEY_Z, /*vol-*/
  152. [0x04] = KEY_R, /*rec*/
  153. [0x09] = KEY_D, /*fav*/
  154. [0x08] = KEY_BACKSPACE, /*rewind*/
  155. [0x07] = KEY_A, /*fast*/
  156. [0x0b] = KEY_P, /*pause*/
  157. [0x02] = KEY_ESC, /*cancel*/
  158. [0x03] = KEY_G, /*tab*/
  159. [0x00] = KEY_UP, /*up*/
  160. [0x1f] = KEY_ENTER, /*ok*/
  161. [0x01] = KEY_DOWN, /*down*/
  162. [0x05] = KEY_C, /*cap*/
  163. [0x06] = KEY_S, /*stop*/
  164. [0x40] = KEY_F, /*full*/
  165. [0x1e] = KEY_W, /*tvmode*/
  166. [0x1b] = KEY_B, /*recall*/
  167. };
  168. /* infrared remote control */
  169. struct infrared {
  170. u16 key_map[128];
  171. struct input_dev *input_dev;
  172. char input_phys[32];
  173. struct tasklet_struct ir_tasklet;
  174. u32 ir_command;
  175. };
  176. struct dm1105dvb {
  177. /* pci */
  178. struct pci_dev *pdev;
  179. u8 __iomem *io_mem;
  180. /* ir */
  181. struct infrared ir;
  182. /* dvb */
  183. struct dmx_frontend hw_frontend;
  184. struct dmx_frontend mem_frontend;
  185. struct dmxdev dmxdev;
  186. struct dvb_adapter dvb_adapter;
  187. struct dvb_demux demux;
  188. struct dvb_frontend *fe;
  189. struct dvb_net dvbnet;
  190. unsigned int full_ts_users;
  191. /* i2c */
  192. struct i2c_adapter i2c_adap;
  193. /* dma */
  194. dma_addr_t dma_addr;
  195. unsigned char *ts_buf;
  196. u32 wrp;
  197. u32 buffer_size;
  198. unsigned int PacketErrorCount;
  199. unsigned int dmarst;
  200. spinlock_t lock;
  201. };
  202. #define dm_io_mem(reg) ((unsigned long)(&dm1105dvb->io_mem[reg]))
  203. static struct dm1105dvb *dm1105dvb_local;
  204. static int dm1105_i2c_xfer(struct i2c_adapter *i2c_adap,
  205. struct i2c_msg *msgs, int num)
  206. {
  207. struct dm1105dvb *dm1105dvb ;
  208. int addr, rc, i, j, k, len, byte, data;
  209. u8 status;
  210. dm1105dvb = i2c_adap->algo_data;
  211. for (i = 0; i < num; i++) {
  212. outb(0x00, dm_io_mem(DM1105_I2CCTR));
  213. if (msgs[i].flags & I2C_M_RD) {
  214. /* read bytes */
  215. addr = msgs[i].addr << 1;
  216. addr |= 1;
  217. outb(addr, dm_io_mem(DM1105_I2CDAT));
  218. for (byte = 0; byte < msgs[i].len; byte++)
  219. outb(0, dm_io_mem(DM1105_I2CDAT + byte + 1));
  220. outb(0x81 + msgs[i].len, dm_io_mem(DM1105_I2CCTR));
  221. for (j = 0; j < 55; j++) {
  222. mdelay(10);
  223. status = inb(dm_io_mem(DM1105_I2CSTS));
  224. if ((status & 0xc0) == 0x40)
  225. break;
  226. }
  227. if (j >= 55)
  228. return -1;
  229. for (byte = 0; byte < msgs[i].len; byte++) {
  230. rc = inb(dm_io_mem(DM1105_I2CDAT + byte + 1));
  231. if (rc < 0)
  232. goto err;
  233. msgs[i].buf[byte] = rc;
  234. }
  235. } else {
  236. if ((msgs[i].buf[0] == 0xf7) && (msgs[i].addr == 0x55)) {
  237. /* prepaired for cx24116 firmware */
  238. /* Write in small blocks */
  239. len = msgs[i].len - 1;
  240. k = 1;
  241. do {
  242. outb(msgs[i].addr << 1, dm_io_mem(DM1105_I2CDAT));
  243. outb(0xf7, dm_io_mem(DM1105_I2CDAT + 1));
  244. for (byte = 0; byte < (len > 48 ? 48 : len); byte++) {
  245. data = msgs[i].buf[k+byte];
  246. outb(data, dm_io_mem(DM1105_I2CDAT + byte + 2));
  247. }
  248. outb(0x82 + (len > 48 ? 48 : len), dm_io_mem(DM1105_I2CCTR));
  249. for (j = 0; j < 25; j++) {
  250. mdelay(10);
  251. status = inb(dm_io_mem(DM1105_I2CSTS));
  252. if ((status & 0xc0) == 0x40)
  253. break;
  254. }
  255. if (j >= 25)
  256. return -1;
  257. k += 48;
  258. len -= 48;
  259. } while (len > 0);
  260. } else {
  261. /* write bytes */
  262. outb(msgs[i].addr<<1, dm_io_mem(DM1105_I2CDAT));
  263. for (byte = 0; byte < msgs[i].len; byte++) {
  264. data = msgs[i].buf[byte];
  265. outb(data, dm_io_mem(DM1105_I2CDAT + byte + 1));
  266. }
  267. outb(0x81 + msgs[i].len, dm_io_mem(DM1105_I2CCTR));
  268. for (j = 0; j < 25; j++) {
  269. mdelay(10);
  270. status = inb(dm_io_mem(DM1105_I2CSTS));
  271. if ((status & 0xc0) == 0x40)
  272. break;
  273. }
  274. if (j >= 25)
  275. return -1;
  276. }
  277. }
  278. }
  279. return num;
  280. err:
  281. return rc;
  282. }
  283. static u32 functionality(struct i2c_adapter *adap)
  284. {
  285. return I2C_FUNC_I2C;
  286. }
  287. static struct i2c_algorithm dm1105_algo = {
  288. .master_xfer = dm1105_i2c_xfer,
  289. .functionality = functionality,
  290. };
  291. static inline struct dm1105dvb *feed_to_dm1105dvb(struct dvb_demux_feed *feed)
  292. {
  293. return container_of(feed->demux, struct dm1105dvb, demux);
  294. }
  295. static inline struct dm1105dvb *frontend_to_dm1105dvb(struct dvb_frontend *fe)
  296. {
  297. return container_of(fe->dvb, struct dm1105dvb, dvb_adapter);
  298. }
  299. static int dm1105dvb_set_voltage(struct dvb_frontend *fe, fe_sec_voltage_t voltage)
  300. {
  301. struct dm1105dvb *dm1105dvb = frontend_to_dm1105dvb(fe);
  302. if (voltage == SEC_VOLTAGE_18) {
  303. outl(DM1105_LNB_MASK, dm_io_mem(DM1105_GPIOCTR));
  304. outl(DM1105_LNB_18V, dm_io_mem(DM1105_GPIOVAL));
  305. } else {
  306. /*LNB ON-13V by default!*/
  307. outl(DM1105_LNB_MASK, dm_io_mem(DM1105_GPIOCTR));
  308. outl(DM1105_LNB_13V, dm_io_mem(DM1105_GPIOVAL));
  309. }
  310. return 0;
  311. }
  312. static void dm1105dvb_set_dma_addr(struct dm1105dvb *dm1105dvb)
  313. {
  314. outl(cpu_to_le32(dm1105dvb->dma_addr), dm_io_mem(DM1105_STADR));
  315. }
  316. static int __devinit dm1105dvb_dma_map(struct dm1105dvb *dm1105dvb)
  317. {
  318. dm1105dvb->ts_buf = pci_alloc_consistent(dm1105dvb->pdev, 6*DM1105_DMA_BYTES, &dm1105dvb->dma_addr);
  319. return pci_dma_mapping_error(dm1105dvb->pdev, dm1105dvb->dma_addr);
  320. }
  321. static void dm1105dvb_dma_unmap(struct dm1105dvb *dm1105dvb)
  322. {
  323. pci_free_consistent(dm1105dvb->pdev, 6*DM1105_DMA_BYTES, dm1105dvb->ts_buf, dm1105dvb->dma_addr);
  324. }
  325. static void __devinit dm1105dvb_enable_irqs(struct dm1105dvb *dm1105dvb)
  326. {
  327. outb(INTMAK_ALLMASK, dm_io_mem(DM1105_INTMAK));
  328. outb(1, dm_io_mem(DM1105_CR));
  329. }
  330. static void dm1105dvb_disable_irqs(struct dm1105dvb *dm1105dvb)
  331. {
  332. outb(INTMAK_IRM, dm_io_mem(DM1105_INTMAK));
  333. outb(0, dm_io_mem(DM1105_CR));
  334. }
  335. static int dm1105dvb_start_feed(struct dvb_demux_feed *f)
  336. {
  337. struct dm1105dvb *dm1105dvb = feed_to_dm1105dvb(f);
  338. if (dm1105dvb->full_ts_users++ == 0)
  339. dm1105dvb_enable_irqs(dm1105dvb);
  340. return 0;
  341. }
  342. static int dm1105dvb_stop_feed(struct dvb_demux_feed *f)
  343. {
  344. struct dm1105dvb *dm1105dvb = feed_to_dm1105dvb(f);
  345. if (--dm1105dvb->full_ts_users == 0)
  346. dm1105dvb_disable_irqs(dm1105dvb);
  347. return 0;
  348. }
  349. /* ir tasklet */
  350. static void dm1105_emit_key(unsigned long parm)
  351. {
  352. struct infrared *ir = (struct infrared *) parm;
  353. u32 ircom = ir->ir_command;
  354. u8 data;
  355. u16 keycode;
  356. data = (ircom >> 8) & 0x7f;
  357. input_event(ir->input_dev, EV_MSC, MSC_RAW, (0x0000f8 << 16) | data);
  358. input_event(ir->input_dev, EV_MSC, MSC_SCAN, data);
  359. keycode = ir->key_map[data];
  360. if (!keycode)
  361. return;
  362. input_event(ir->input_dev, EV_KEY, keycode, 1);
  363. input_sync(ir->input_dev);
  364. input_event(ir->input_dev, EV_KEY, keycode, 0);
  365. input_sync(ir->input_dev);
  366. }
  367. static irqreturn_t dm1105dvb_irq(int irq, void *dev_id)
  368. {
  369. struct dm1105dvb *dm1105dvb = dev_id;
  370. unsigned int piece;
  371. unsigned int nbpackets;
  372. u32 command;
  373. u32 nextwrp;
  374. u32 oldwrp;
  375. /* Read-Write INSTS Ack's Interrupt for DM1105 chip 16.03.2008 */
  376. unsigned int intsts = inb(dm_io_mem(DM1105_INTSTS));
  377. outb(intsts, dm_io_mem(DM1105_INTSTS));
  378. switch (intsts) {
  379. case INTSTS_TSIRQ:
  380. case (INTSTS_TSIRQ | INTSTS_IR):
  381. nextwrp = inl(dm_io_mem(DM1105_WRP)) -
  382. inl(dm_io_mem(DM1105_STADR)) ;
  383. oldwrp = dm1105dvb->wrp;
  384. spin_lock(&dm1105dvb->lock);
  385. if (!((dm1105dvb->ts_buf[oldwrp] == 0x47) &&
  386. (dm1105dvb->ts_buf[oldwrp + 188] == 0x47) &&
  387. (dm1105dvb->ts_buf[oldwrp + 188 * 2] == 0x47))) {
  388. dm1105dvb->PacketErrorCount++;
  389. /* bad packet found */
  390. if ((dm1105dvb->PacketErrorCount >= 2) &&
  391. (dm1105dvb->dmarst == 0)) {
  392. outb(1, dm_io_mem(DM1105_RST));
  393. dm1105dvb->wrp = 0;
  394. dm1105dvb->PacketErrorCount = 0;
  395. dm1105dvb->dmarst = 0;
  396. spin_unlock(&dm1105dvb->lock);
  397. return IRQ_HANDLED;
  398. }
  399. }
  400. if (nextwrp < oldwrp) {
  401. piece = dm1105dvb->buffer_size - oldwrp;
  402. memcpy(dm1105dvb->ts_buf + dm1105dvb->buffer_size, dm1105dvb->ts_buf, nextwrp);
  403. nbpackets = (piece + nextwrp)/188;
  404. } else {
  405. nbpackets = (nextwrp - oldwrp)/188;
  406. }
  407. dvb_dmx_swfilter_packets(&dm1105dvb->demux, &dm1105dvb->ts_buf[oldwrp], nbpackets);
  408. dm1105dvb->wrp = nextwrp;
  409. spin_unlock(&dm1105dvb->lock);
  410. break;
  411. case INTSTS_IR:
  412. command = inl(dm_io_mem(DM1105_IRCODE));
  413. if (ir_debug)
  414. printk("dm1105: received byte 0x%04x\n", command);
  415. dm1105dvb->ir.ir_command = command;
  416. tasklet_schedule(&dm1105dvb->ir.ir_tasklet);
  417. break;
  418. }
  419. return IRQ_HANDLED;
  420. }
  421. /* register with input layer */
  422. static void input_register_keys(struct infrared *ir)
  423. {
  424. int i;
  425. memset(ir->input_dev->keybit, 0, sizeof(ir->input_dev->keybit));
  426. for (i = 0; i < ARRAY_SIZE(ir->key_map); i++)
  427. set_bit(ir->key_map[i], ir->input_dev->keybit);
  428. ir->input_dev->keycode = ir->key_map;
  429. ir->input_dev->keycodesize = sizeof(ir->key_map[0]);
  430. ir->input_dev->keycodemax = ARRAY_SIZE(ir->key_map);
  431. }
  432. int __devinit dm1105_ir_init(struct dm1105dvb *dm1105)
  433. {
  434. struct input_dev *input_dev;
  435. int err;
  436. dm1105dvb_local = dm1105;
  437. input_dev = input_allocate_device();
  438. if (!input_dev)
  439. return -ENOMEM;
  440. dm1105->ir.input_dev = input_dev;
  441. snprintf(dm1105->ir.input_phys, sizeof(dm1105->ir.input_phys),
  442. "pci-%s/ir0", pci_name(dm1105->pdev));
  443. input_dev->evbit[0] = BIT(EV_KEY);
  444. input_dev->name = "DVB on-card IR receiver";
  445. input_dev->phys = dm1105->ir.input_phys;
  446. input_dev->id.bustype = BUS_PCI;
  447. input_dev->id.version = 2;
  448. if (dm1105->pdev->subsystem_vendor) {
  449. input_dev->id.vendor = dm1105->pdev->subsystem_vendor;
  450. input_dev->id.product = dm1105->pdev->subsystem_device;
  451. } else {
  452. input_dev->id.vendor = dm1105->pdev->vendor;
  453. input_dev->id.product = dm1105->pdev->device;
  454. }
  455. input_dev->dev.parent = &dm1105->pdev->dev;
  456. /* initial keymap */
  457. memcpy(dm1105->ir.key_map, ir_codes_dm1105_nec, sizeof dm1105->ir.key_map);
  458. input_register_keys(&dm1105->ir);
  459. err = input_register_device(input_dev);
  460. if (err) {
  461. input_free_device(input_dev);
  462. return err;
  463. }
  464. tasklet_init(&dm1105->ir.ir_tasklet, dm1105_emit_key, (unsigned long) &dm1105->ir);
  465. return 0;
  466. }
  467. void __devexit dm1105_ir_exit(struct dm1105dvb *dm1105)
  468. {
  469. tasklet_kill(&dm1105->ir.ir_tasklet);
  470. input_unregister_device(dm1105->ir.input_dev);
  471. }
  472. static int __devinit dm1105dvb_hw_init(struct dm1105dvb *dm1105dvb)
  473. {
  474. dm1105dvb_disable_irqs(dm1105dvb);
  475. outb(0, dm_io_mem(DM1105_HOST_CTR));
  476. /*DATALEN 188,*/
  477. outb(188, dm_io_mem(DM1105_DTALENTH));
  478. /*TS_STRT TS_VALP MSBFIRST TS_MODE ALPAS TSPES*/
  479. outw(0xc10a, dm_io_mem(DM1105_TSCTR));
  480. /* map DMA and set address */
  481. dm1105dvb_dma_map(dm1105dvb);
  482. dm1105dvb_set_dma_addr(dm1105dvb);
  483. /* big buffer */
  484. outl(5*DM1105_DMA_BYTES, dm_io_mem(DM1105_RLEN));
  485. outb(47, dm_io_mem(DM1105_INTCNT));
  486. /* IR NEC mode enable */
  487. outb((DM1105_IR_EN | DM1105_SYS_CHK), dm_io_mem(DM1105_IRCTR));
  488. outb(0, dm_io_mem(DM1105_IRMODE));
  489. outw(0, dm_io_mem(DM1105_SYSTEMCODE));
  490. return 0;
  491. }
  492. static void dm1105dvb_hw_exit(struct dm1105dvb *dm1105dvb)
  493. {
  494. dm1105dvb_disable_irqs(dm1105dvb);
  495. /* IR disable */
  496. outb(0, dm_io_mem(DM1105_IRCTR));
  497. outb(INTMAK_NONEMASK, dm_io_mem(DM1105_INTMAK));
  498. dm1105dvb_dma_unmap(dm1105dvb);
  499. }
  500. #if 0
  501. static struct stv0288_config earda_config = {
  502. .demod_address = 0x68,
  503. .min_delay_ms = 100,
  504. };
  505. static struct si21xx_config serit_config = {
  506. .demod_address = 0x68,
  507. .min_delay_ms = 100,
  508. };
  509. static struct cx24116_config serit_sp2633_config = {
  510. .demod_address = 0x55,
  511. };
  512. #endif /* keep */
  513. static int __devinit frontend_init(struct dm1105dvb *dm1105dvb)
  514. {
  515. int ret;
  516. switch (dm1105dvb->pdev->subsystem_device) {
  517. case PCI_DEVICE_ID_DW2002:
  518. dm1105dvb->fe = dvb_attach(
  519. stv0299_attach, &sharp_z0194a_config,
  520. &dm1105dvb->i2c_adap);
  521. if (dm1105dvb->fe) {
  522. dm1105dvb->fe->ops.set_voltage =
  523. dm1105dvb_set_voltage;
  524. dvb_attach(dvb_pll_attach, dm1105dvb->fe, 0x60,
  525. &dm1105dvb->i2c_adap, DVB_PLL_OPERA1);
  526. }
  527. #if 0
  528. if (!dm1105dvb->fe) {
  529. dm1105dvb->fe = dvb_attach(
  530. stv0288_attach, &earda_config,
  531. &dm1105dvb->i2c_adap);
  532. if (dm1105dvb->fe) {
  533. dm1105dvb->fe->ops.set_voltage =
  534. dm1105dvb_set_voltage;
  535. dvb_attach(stb6000_attach, dm1105dvb->fe, 0x61,
  536. &dm1105dvb->i2c_adap);
  537. }
  538. }
  539. if (!dm1105dvb->fe) {
  540. dm1105dvb->fe = dvb_attach(
  541. si21xx_attach, &serit_config,
  542. &dm1105dvb->i2c_adap);
  543. if (dm1105dvb->fe)
  544. dm1105dvb->fe->ops.set_voltage =
  545. dm1105dvb_set_voltage;
  546. }
  547. #endif /* keep */
  548. break;
  549. case PCI_DEVICE_ID_DW2004:
  550. #if 0
  551. dm1105dvb->fe = dvb_attach(
  552. cx24116_attach, &serit_sp2633_config,
  553. &dm1105dvb->i2c_adap);
  554. if (dm1105dvb->fe)
  555. dm1105dvb->fe->ops.set_voltage = dm1105dvb_set_voltage;
  556. #else /* keep */
  557. dev_err(&dm1105dvb->pdev->dev, "needs cx24116 module\n");
  558. #endif /* keep */
  559. break;
  560. }
  561. if (!dm1105dvb->fe) {
  562. dev_err(&dm1105dvb->pdev->dev, "could not attach frontend\n");
  563. return -ENODEV;
  564. }
  565. ret = dvb_register_frontend(&dm1105dvb->dvb_adapter, dm1105dvb->fe);
  566. if (ret < 0) {
  567. if (dm1105dvb->fe->ops.release)
  568. dm1105dvb->fe->ops.release(dm1105dvb->fe);
  569. dm1105dvb->fe = NULL;
  570. return ret;
  571. }
  572. return 0;
  573. }
  574. static void __devinit dm1105dvb_read_mac(struct dm1105dvb *dm1105dvb, u8 *mac)
  575. {
  576. static u8 command[1] = { 0x28 };
  577. struct i2c_msg msg[] = {
  578. { .addr = IIC_24C01_addr >> 1, .flags = 0,
  579. .buf = command, .len = 1 },
  580. { .addr = IIC_24C01_addr >> 1, .flags = I2C_M_RD,
  581. .buf = mac, .len = 6 },
  582. };
  583. dm1105_i2c_xfer(&dm1105dvb->i2c_adap, msg , 2);
  584. dev_info(&dm1105dvb->pdev->dev, "MAC %02x:%02x:%02x:%02x:%02x:%02x\n",
  585. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5]);
  586. }
  587. static int __devinit dm1105_probe(struct pci_dev *pdev,
  588. const struct pci_device_id *ent)
  589. {
  590. struct dm1105dvb *dm1105dvb;
  591. struct dvb_adapter *dvb_adapter;
  592. struct dvb_demux *dvbdemux;
  593. struct dmx_demux *dmx;
  594. int ret = -ENOMEM;
  595. dm1105dvb = kzalloc(sizeof(struct dm1105dvb), GFP_KERNEL);
  596. if (!dm1105dvb)
  597. goto out;
  598. dm1105dvb->pdev = pdev;
  599. dm1105dvb->buffer_size = 5 * DM1105_DMA_BYTES;
  600. dm1105dvb->PacketErrorCount = 0;
  601. dm1105dvb->dmarst = 0;
  602. ret = pci_enable_device(pdev);
  603. if (ret < 0)
  604. goto err_kfree;
  605. ret = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
  606. if (ret < 0)
  607. goto err_pci_disable_device;
  608. pci_set_master(pdev);
  609. ret = pci_request_regions(pdev, DRIVER_NAME);
  610. if (ret < 0)
  611. goto err_pci_disable_device;
  612. dm1105dvb->io_mem = pci_iomap(pdev, 0, pci_resource_len(pdev, 0));
  613. if (!dm1105dvb->io_mem) {
  614. ret = -EIO;
  615. goto err_pci_release_regions;
  616. }
  617. spin_lock_init(&dm1105dvb->lock);
  618. pci_set_drvdata(pdev, dm1105dvb);
  619. ret = request_irq(pdev->irq, dm1105dvb_irq, IRQF_SHARED, DRIVER_NAME, dm1105dvb);
  620. if (ret < 0)
  621. goto err_pci_iounmap;
  622. ret = dm1105dvb_hw_init(dm1105dvb);
  623. if (ret < 0)
  624. goto err_free_irq;
  625. /* i2c */
  626. i2c_set_adapdata(&dm1105dvb->i2c_adap, dm1105dvb);
  627. strcpy(dm1105dvb->i2c_adap.name, DRIVER_NAME);
  628. dm1105dvb->i2c_adap.owner = THIS_MODULE;
  629. dm1105dvb->i2c_adap.class = I2C_CLASS_TV_DIGITAL;
  630. dm1105dvb->i2c_adap.dev.parent = &pdev->dev;
  631. dm1105dvb->i2c_adap.algo = &dm1105_algo;
  632. dm1105dvb->i2c_adap.algo_data = dm1105dvb;
  633. ret = i2c_add_adapter(&dm1105dvb->i2c_adap);
  634. if (ret < 0)
  635. goto err_dm1105dvb_hw_exit;
  636. /* dvb */
  637. ret = dvb_register_adapter(&dm1105dvb->dvb_adapter, DRIVER_NAME,
  638. THIS_MODULE, &pdev->dev, adapter_nr);
  639. if (ret < 0)
  640. goto err_i2c_del_adapter;
  641. dvb_adapter = &dm1105dvb->dvb_adapter;
  642. dm1105dvb_read_mac(dm1105dvb, dvb_adapter->proposed_mac);
  643. dvbdemux = &dm1105dvb->demux;
  644. dvbdemux->filternum = 256;
  645. dvbdemux->feednum = 256;
  646. dvbdemux->start_feed = dm1105dvb_start_feed;
  647. dvbdemux->stop_feed = dm1105dvb_stop_feed;
  648. dvbdemux->dmx.capabilities = (DMX_TS_FILTERING |
  649. DMX_SECTION_FILTERING | DMX_MEMORY_BASED_FILTERING);
  650. ret = dvb_dmx_init(dvbdemux);
  651. if (ret < 0)
  652. goto err_dvb_unregister_adapter;
  653. dmx = &dvbdemux->dmx;
  654. dm1105dvb->dmxdev.filternum = 256;
  655. dm1105dvb->dmxdev.demux = dmx;
  656. dm1105dvb->dmxdev.capabilities = 0;
  657. ret = dvb_dmxdev_init(&dm1105dvb->dmxdev, dvb_adapter);
  658. if (ret < 0)
  659. goto err_dvb_dmx_release;
  660. dm1105dvb->hw_frontend.source = DMX_FRONTEND_0;
  661. ret = dmx->add_frontend(dmx, &dm1105dvb->hw_frontend);
  662. if (ret < 0)
  663. goto err_dvb_dmxdev_release;
  664. dm1105dvb->mem_frontend.source = DMX_MEMORY_FE;
  665. ret = dmx->add_frontend(dmx, &dm1105dvb->mem_frontend);
  666. if (ret < 0)
  667. goto err_remove_hw_frontend;
  668. ret = dmx->connect_frontend(dmx, &dm1105dvb->hw_frontend);
  669. if (ret < 0)
  670. goto err_remove_mem_frontend;
  671. ret = frontend_init(dm1105dvb);
  672. if (ret < 0)
  673. goto err_disconnect_frontend;
  674. dvb_net_init(dvb_adapter, &dm1105dvb->dvbnet, dmx);
  675. dm1105_ir_init(dm1105dvb);
  676. out:
  677. return ret;
  678. err_disconnect_frontend:
  679. dmx->disconnect_frontend(dmx);
  680. err_remove_mem_frontend:
  681. dmx->remove_frontend(dmx, &dm1105dvb->mem_frontend);
  682. err_remove_hw_frontend:
  683. dmx->remove_frontend(dmx, &dm1105dvb->hw_frontend);
  684. err_dvb_dmxdev_release:
  685. dvb_dmxdev_release(&dm1105dvb->dmxdev);
  686. err_dvb_dmx_release:
  687. dvb_dmx_release(dvbdemux);
  688. err_dvb_unregister_adapter:
  689. dvb_unregister_adapter(dvb_adapter);
  690. err_i2c_del_adapter:
  691. i2c_del_adapter(&dm1105dvb->i2c_adap);
  692. err_dm1105dvb_hw_exit:
  693. dm1105dvb_hw_exit(dm1105dvb);
  694. err_free_irq:
  695. free_irq(pdev->irq, dm1105dvb);
  696. err_pci_iounmap:
  697. pci_iounmap(pdev, dm1105dvb->io_mem);
  698. err_pci_release_regions:
  699. pci_release_regions(pdev);
  700. err_pci_disable_device:
  701. pci_disable_device(pdev);
  702. err_kfree:
  703. pci_set_drvdata(pdev, NULL);
  704. kfree(dm1105dvb);
  705. goto out;
  706. }
  707. static void __devexit dm1105_remove(struct pci_dev *pdev)
  708. {
  709. struct dm1105dvb *dm1105dvb = pci_get_drvdata(pdev);
  710. struct dvb_adapter *dvb_adapter = &dm1105dvb->dvb_adapter;
  711. struct dvb_demux *dvbdemux = &dm1105dvb->demux;
  712. struct dmx_demux *dmx = &dvbdemux->dmx;
  713. dm1105_ir_exit(dm1105dvb);
  714. dmx->close(dmx);
  715. dvb_net_release(&dm1105dvb->dvbnet);
  716. if (dm1105dvb->fe)
  717. dvb_unregister_frontend(dm1105dvb->fe);
  718. dmx->disconnect_frontend(dmx);
  719. dmx->remove_frontend(dmx, &dm1105dvb->mem_frontend);
  720. dmx->remove_frontend(dmx, &dm1105dvb->hw_frontend);
  721. dvb_dmxdev_release(&dm1105dvb->dmxdev);
  722. dvb_dmx_release(dvbdemux);
  723. dvb_unregister_adapter(dvb_adapter);
  724. if (&dm1105dvb->i2c_adap)
  725. i2c_del_adapter(&dm1105dvb->i2c_adap);
  726. dm1105dvb_hw_exit(dm1105dvb);
  727. synchronize_irq(pdev->irq);
  728. free_irq(pdev->irq, dm1105dvb);
  729. pci_iounmap(pdev, dm1105dvb->io_mem);
  730. pci_release_regions(pdev);
  731. pci_disable_device(pdev);
  732. pci_set_drvdata(pdev, NULL);
  733. kfree(dm1105dvb);
  734. }
  735. static struct pci_device_id dm1105_id_table[] __devinitdata = {
  736. {
  737. .vendor = PCI_VENDOR_ID_TRIGEM,
  738. .device = PCI_DEVICE_ID_DM1105,
  739. .subvendor = PCI_ANY_ID,
  740. .subdevice = PCI_DEVICE_ID_DW2002,
  741. }, {
  742. .vendor = PCI_VENDOR_ID_TRIGEM,
  743. .device = PCI_DEVICE_ID_DM1105,
  744. .subvendor = PCI_ANY_ID,
  745. .subdevice = PCI_DEVICE_ID_DW2004,
  746. }, {
  747. /* empty */
  748. },
  749. };
  750. MODULE_DEVICE_TABLE(pci, dm1105_id_table);
  751. static struct pci_driver dm1105_driver = {
  752. .name = DRIVER_NAME,
  753. .id_table = dm1105_id_table,
  754. .probe = dm1105_probe,
  755. .remove = __devexit_p(dm1105_remove),
  756. };
  757. static int __init dm1105_init(void)
  758. {
  759. return pci_register_driver(&dm1105_driver);
  760. }
  761. static void __exit dm1105_exit(void)
  762. {
  763. pci_unregister_driver(&dm1105_driver);
  764. }
  765. module_init(dm1105_init);
  766. module_exit(dm1105_exit);
  767. MODULE_AUTHOR("Igor M. Liplianin <liplianin@me.by>");
  768. MODULE_DESCRIPTION("SDMC DM1105 DVB driver");
  769. MODULE_LICENSE("GPL");