gpio.h 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139
  1. /*
  2. * include/asm-arm/arch-pnx4008/gpio.h
  3. *
  4. * PNX4008 GPIO driver - header file
  5. *
  6. * Author: Dmitry Chigirev <source@mvista.com>
  7. *
  8. * Based on reference code by Iwo Mergler and Z.Tabaaloute from Philips:
  9. * Copyright (c) 2005 Koninklijke Philips Electronics N.V.
  10. *
  11. * 2005 (c) MontaVista Software, Inc. This file is licensed under
  12. * the terms of the GNU General Public License version 2. This program
  13. * is licensed "as is" without any warranty of any kind, whether express
  14. * or implied.
  15. */
  16. #ifndef _PNX4008_GPIO_H_
  17. #define _PNX4008_GPIO_H_
  18. /* Block numbers */
  19. #define GPIO_IN (0)
  20. #define GPIO_OUT (0x100)
  21. #define GPIO_BID (0x200)
  22. #define GPIO_RAM (0x300)
  23. #define GPIO_MUX (0x400)
  24. #define GPIO_TYPE_MASK(K) ((K) & 0x700)
  25. /* INPUT GPIOs */
  26. /* GPI */
  27. #define GPI_00 (GPIO_IN | 0)
  28. #define GPI_01 (GPIO_IN | 1)
  29. #define GPI_02 (GPIO_IN | 2)
  30. #define GPI_03 (GPIO_IN | 3)
  31. #define GPI_04 (GPIO_IN | 4)
  32. #define GPI_05 (GPIO_IN | 5)
  33. #define GPI_06 (GPIO_IN | 6)
  34. #define GPI_07 (GPIO_IN | 7)
  35. #define GPI_08 (GPIO_IN | 8)
  36. #define GPI_09 (GPIO_IN | 9)
  37. #define U1_RX (GPIO_IN | 15)
  38. #define U2_HTCS (GPIO_IN | 16)
  39. #define U2_RX (GPIO_IN | 17)
  40. #define U3_RX (GPIO_IN | 18)
  41. #define U4_RX (GPIO_IN | 19)
  42. #define U5_RX (GPIO_IN | 20)
  43. #define U6_IRRX (GPIO_IN | 21)
  44. #define U7_HCTS (GPIO_IN | 22)
  45. #define U7_RX (GPIO_IN | 23)
  46. /* MISC IN */
  47. #define SPI1_DATIN (GPIO_IN | 25)
  48. #define DISP_SYNC (GPIO_IN | 26)
  49. #define SPI2_DATIN (GPIO_IN | 27)
  50. #define GPI_11 (GPIO_IN | 28)
  51. #define GPIO_IN_MASK 0x1eff83ff
  52. /* OUTPUT GPIOs */
  53. /* GPO */
  54. #define GPO_00 (GPIO_OUT | 0)
  55. #define GPO_01 (GPIO_OUT | 1)
  56. #define GPO_02 (GPIO_OUT | 2)
  57. #define GPO_03 (GPIO_OUT | 3)
  58. #define GPO_04 (GPIO_OUT | 4)
  59. #define GPO_05 (GPIO_OUT | 5)
  60. #define GPO_06 (GPIO_OUT | 6)
  61. #define GPO_07 (GPIO_OUT | 7)
  62. #define GPO_08 (GPIO_OUT | 8)
  63. #define GPO_09 (GPIO_OUT | 9)
  64. #define GPO_10 (GPIO_OUT | 10)
  65. #define GPO_11 (GPIO_OUT | 11)
  66. #define GPO_12 (GPIO_OUT | 12)
  67. #define GPO_13 (GPIO_OUT | 13)
  68. #define GPO_14 (GPIO_OUT | 14)
  69. #define GPO_15 (GPIO_OUT | 15)
  70. #define GPO_16 (GPIO_OUT | 16)
  71. #define GPO_17 (GPIO_OUT | 17)
  72. #define GPO_18 (GPIO_OUT | 18)
  73. #define GPO_19 (GPIO_OUT | 19)
  74. #define GPO_20 (GPIO_OUT | 20)
  75. #define GPO_21 (GPIO_OUT | 21)
  76. #define GPO_22 (GPIO_OUT | 22)
  77. #define GPO_23 (GPIO_OUT | 23)
  78. #define GPIO_OUT_MASK 0xffffff
  79. /* BIDIRECTIONAL GPIOs */
  80. /* RAM pins */
  81. #define RAM_D19 (GPIO_RAM | 0)
  82. #define RAM_D20 (GPIO_RAM | 1)
  83. #define RAM_D21 (GPIO_RAM | 2)
  84. #define RAM_D22 (GPIO_RAM | 3)
  85. #define RAM_D23 (GPIO_RAM | 4)
  86. #define RAM_D24 (GPIO_RAM | 5)
  87. #define RAM_D25 (GPIO_RAM | 6)
  88. #define RAM_D26 (GPIO_RAM | 7)
  89. #define RAM_D27 (GPIO_RAM | 8)
  90. #define RAM_D28 (GPIO_RAM | 9)
  91. #define RAM_D29 (GPIO_RAM | 10)
  92. #define RAM_D30 (GPIO_RAM | 11)
  93. #define RAM_D31 (GPIO_RAM | 12)
  94. #define GPIO_RAM_MASK 0x1fff
  95. /* I/O pins */
  96. #define GPIO_00 (GPIO_BID | 25)
  97. #define GPIO_01 (GPIO_BID | 26)
  98. #define GPIO_02 (GPIO_BID | 27)
  99. #define GPIO_03 (GPIO_BID | 28)
  100. #define GPIO_04 (GPIO_BID | 29)
  101. #define GPIO_05 (GPIO_BID | 30)
  102. #define GPIO_BID_MASK 0x7e000000
  103. /* Non-GPIO multiplexed PIOs. For multiplexing with GPIO, please use GPIO macros */
  104. #define GPIO_SDRAM_SEL (GPIO_MUX | 3)
  105. #define GPIO_MUX_MASK 0x8
  106. /* Extraction/assembly macros */
  107. #define GPIO_BIT_MASK(K) ((K) & 0x1F)
  108. #define GPIO_BIT(K) (1 << GPIO_BIT_MASK(K))
  109. #define GPIO_ISMUX(K) ((GPIO_TYPE_MASK(K) == GPIO_MUX) && (GPIO_BIT(K) & GPIO_MUX_MASK))
  110. #define GPIO_ISRAM(K) ((GPIO_TYPE_MASK(K) == GPIO_RAM) && (GPIO_BIT(K) & GPIO_RAM_MASK))
  111. #define GPIO_ISBID(K) ((GPIO_TYPE_MASK(K) == GPIO_BID) && (GPIO_BIT(K) & GPIO_BID_MASK))
  112. #define GPIO_ISOUT(K) ((GPIO_TYPE_MASK(K) == GPIO_OUT) && (GPIO_BIT(K) & GPIO_OUT_MASK))
  113. #define GPIO_ISIN(K) ((GPIO_TYPE_MASK(K) == GPIO_IN) && (GPIO_BIT(K) & GPIO_IN_MASK))
  114. extern int pnx4008_gpio_register_pin(unsigned short pin);
  115. extern int pnx4008_gpio_unregister_pin(unsigned short pin);
  116. extern unsigned long pnx4008_gpio_read_pin(unsigned short pin);
  117. extern int pnx4008_gpio_write_pin(unsigned short pin, int output);
  118. extern int pnx4008_gpio_set_pin_direction(unsigned short pin, int output);
  119. extern int pnx4008_gpio_read_pin_direction(unsigned short pin);
  120. extern int pnx4008_gpio_set_pin_mux(unsigned short pin, int output);
  121. extern int pnx4008_gpio_read_pin_mux(unsigned short pin);
  122. #endif /* _PNX4008_GPIO_H_ */