irq_comm.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407
  1. /*
  2. * irq_comm.c: Common API for in kernel interrupt controller
  3. * Copyright (c) 2007, Intel Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms and conditions of the GNU General Public License,
  7. * version 2, as published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc., 59 Temple
  16. * Place - Suite 330, Boston, MA 02111-1307 USA.
  17. * Authors:
  18. * Yaozu (Eddie) Dong <Eddie.dong@intel.com>
  19. *
  20. */
  21. #include <linux/kvm_host.h>
  22. #include <asm/msidef.h>
  23. #include "irq.h"
  24. #include "ioapic.h"
  25. static int kvm_set_pic_irq(struct kvm_kernel_irq_routing_entry *e,
  26. struct kvm *kvm, int level)
  27. {
  28. #ifdef CONFIG_X86
  29. return kvm_pic_set_irq(pic_irqchip(kvm), e->irqchip.pin, level);
  30. #else
  31. return -1;
  32. #endif
  33. }
  34. static int kvm_set_ioapic_irq(struct kvm_kernel_irq_routing_entry *e,
  35. struct kvm *kvm, int level)
  36. {
  37. return kvm_ioapic_set_irq(kvm->arch.vioapic, e->irqchip.pin, level);
  38. }
  39. void kvm_get_intr_delivery_bitmask(struct kvm *kvm,
  40. union kvm_ioapic_redirect_entry *entry,
  41. unsigned long *deliver_bitmask)
  42. {
  43. int i;
  44. struct kvm_vcpu *vcpu;
  45. bitmap_zero(deliver_bitmask, KVM_MAX_VCPUS);
  46. if (entry->fields.dest_mode == 0) { /* Physical mode. */
  47. if (entry->fields.dest_id == 0xFF) { /* Broadcast. */
  48. for (i = 0; i < KVM_MAX_VCPUS; ++i)
  49. if (kvm->vcpus[i] && kvm->vcpus[i]->arch.apic)
  50. __set_bit(i, deliver_bitmask);
  51. /* Lowest priority shouldn't combine with broadcast */
  52. if (entry->fields.delivery_mode ==
  53. IOAPIC_LOWEST_PRIORITY && printk_ratelimit())
  54. printk(KERN_INFO "kvm: apic: phys broadcast "
  55. "and lowest prio\n");
  56. return;
  57. }
  58. for (i = 0; i < KVM_MAX_VCPUS; ++i) {
  59. vcpu = kvm->vcpus[i];
  60. if (!vcpu)
  61. continue;
  62. if (kvm_apic_match_physical_addr(vcpu->arch.apic,
  63. entry->fields.dest_id)) {
  64. if (vcpu->arch.apic)
  65. __set_bit(i, deliver_bitmask);
  66. break;
  67. }
  68. }
  69. } else if (entry->fields.dest_id != 0) /* Logical mode, MDA non-zero. */
  70. for (i = 0; i < KVM_MAX_VCPUS; ++i) {
  71. vcpu = kvm->vcpus[i];
  72. if (!vcpu)
  73. continue;
  74. if (vcpu->arch.apic &&
  75. kvm_apic_match_logical_addr(vcpu->arch.apic,
  76. entry->fields.dest_id))
  77. __set_bit(i, deliver_bitmask);
  78. }
  79. switch (entry->fields.delivery_mode) {
  80. case IOAPIC_LOWEST_PRIORITY:
  81. /* Select one in deliver_bitmask */
  82. vcpu = kvm_get_lowest_prio_vcpu(kvm,
  83. entry->fields.vector, deliver_bitmask);
  84. bitmap_zero(deliver_bitmask, KVM_MAX_VCPUS);
  85. if (!vcpu)
  86. return;
  87. __set_bit(vcpu->vcpu_id, deliver_bitmask);
  88. break;
  89. case IOAPIC_FIXED:
  90. case IOAPIC_NMI:
  91. break;
  92. default:
  93. if (printk_ratelimit())
  94. printk(KERN_INFO "kvm: unsupported delivery mode %d\n",
  95. entry->fields.delivery_mode);
  96. bitmap_zero(deliver_bitmask, KVM_MAX_VCPUS);
  97. }
  98. }
  99. static int kvm_set_msi(struct kvm_kernel_irq_routing_entry *e,
  100. struct kvm *kvm, int level)
  101. {
  102. union kvm_ioapic_redirect_entry entry;
  103. entry.bits = 0;
  104. entry.fields.dest_id = (e->msi.address_lo &
  105. MSI_ADDR_DEST_ID_MASK) >> MSI_ADDR_DEST_ID_SHIFT;
  106. entry.fields.vector = (e->msi.data &
  107. MSI_DATA_VECTOR_MASK) >> MSI_DATA_VECTOR_SHIFT;
  108. entry.fields.dest_mode = test_bit(MSI_ADDR_DEST_MODE_SHIFT,
  109. (unsigned long *)&e->msi.address_lo);
  110. entry.fields.trig_mode = test_bit(MSI_DATA_TRIGGER_SHIFT,
  111. (unsigned long *)&e->msi.data);
  112. entry.fields.delivery_mode = test_bit(
  113. MSI_DATA_DELIVERY_MODE_SHIFT,
  114. (unsigned long *)&e->msi.data);
  115. /* TODO Deal with RH bit of MSI message address */
  116. return ioapic_deliver_entry(kvm, &entry);
  117. }
  118. /* This should be called with the kvm->lock mutex held
  119. * Return value:
  120. * < 0 Interrupt was ignored (masked or not delivered for other reasons)
  121. * = 0 Interrupt was coalesced (previous irq is still pending)
  122. * > 0 Number of CPUs interrupt was delivered to
  123. */
  124. int kvm_set_irq(struct kvm *kvm, int irq_source_id, int irq, int level)
  125. {
  126. struct kvm_kernel_irq_routing_entry *e;
  127. unsigned long *irq_state, sig_level;
  128. int ret = -1;
  129. if (irq < KVM_IOAPIC_NUM_PINS) {
  130. irq_state = (unsigned long *)&kvm->arch.irq_states[irq];
  131. /* Logical OR for level trig interrupt */
  132. if (level)
  133. set_bit(irq_source_id, irq_state);
  134. else
  135. clear_bit(irq_source_id, irq_state);
  136. sig_level = !!(*irq_state);
  137. } else /* Deal with MSI/MSI-X */
  138. sig_level = 1;
  139. /* Not possible to detect if the guest uses the PIC or the
  140. * IOAPIC. So set the bit in both. The guest will ignore
  141. * writes to the unused one.
  142. */
  143. list_for_each_entry(e, &kvm->irq_routing, link)
  144. if (e->gsi == irq) {
  145. int r = e->set(e, kvm, sig_level);
  146. if (r < 0)
  147. continue;
  148. ret = r + ((ret < 0) ? 0 : ret);
  149. }
  150. return ret;
  151. }
  152. void kvm_notify_acked_irq(struct kvm *kvm, unsigned irqchip, unsigned pin)
  153. {
  154. struct kvm_kernel_irq_routing_entry *e;
  155. struct kvm_irq_ack_notifier *kian;
  156. struct hlist_node *n;
  157. unsigned gsi = pin;
  158. list_for_each_entry(e, &kvm->irq_routing, link)
  159. if (e->irqchip.irqchip == irqchip &&
  160. e->irqchip.pin == pin) {
  161. gsi = e->gsi;
  162. break;
  163. }
  164. hlist_for_each_entry(kian, n, &kvm->arch.irq_ack_notifier_list, link)
  165. if (kian->gsi == gsi)
  166. kian->irq_acked(kian);
  167. }
  168. void kvm_register_irq_ack_notifier(struct kvm *kvm,
  169. struct kvm_irq_ack_notifier *kian)
  170. {
  171. hlist_add_head(&kian->link, &kvm->arch.irq_ack_notifier_list);
  172. }
  173. void kvm_unregister_irq_ack_notifier(struct kvm_irq_ack_notifier *kian)
  174. {
  175. hlist_del_init(&kian->link);
  176. }
  177. /* The caller must hold kvm->lock mutex */
  178. int kvm_request_irq_source_id(struct kvm *kvm)
  179. {
  180. unsigned long *bitmap = &kvm->arch.irq_sources_bitmap;
  181. int irq_source_id = find_first_zero_bit(bitmap,
  182. sizeof(kvm->arch.irq_sources_bitmap));
  183. if (irq_source_id >= sizeof(kvm->arch.irq_sources_bitmap)) {
  184. printk(KERN_WARNING "kvm: exhaust allocatable IRQ sources!\n");
  185. return -EFAULT;
  186. }
  187. ASSERT(irq_source_id != KVM_USERSPACE_IRQ_SOURCE_ID);
  188. set_bit(irq_source_id, bitmap);
  189. return irq_source_id;
  190. }
  191. void kvm_free_irq_source_id(struct kvm *kvm, int irq_source_id)
  192. {
  193. int i;
  194. ASSERT(irq_source_id != KVM_USERSPACE_IRQ_SOURCE_ID);
  195. if (irq_source_id < 0 ||
  196. irq_source_id >= sizeof(kvm->arch.irq_sources_bitmap)) {
  197. printk(KERN_ERR "kvm: IRQ source ID out of range!\n");
  198. return;
  199. }
  200. for (i = 0; i < KVM_IOAPIC_NUM_PINS; i++)
  201. clear_bit(irq_source_id, &kvm->arch.irq_states[i]);
  202. clear_bit(irq_source_id, &kvm->arch.irq_sources_bitmap);
  203. }
  204. void kvm_register_irq_mask_notifier(struct kvm *kvm, int irq,
  205. struct kvm_irq_mask_notifier *kimn)
  206. {
  207. kimn->irq = irq;
  208. hlist_add_head(&kimn->link, &kvm->mask_notifier_list);
  209. }
  210. void kvm_unregister_irq_mask_notifier(struct kvm *kvm, int irq,
  211. struct kvm_irq_mask_notifier *kimn)
  212. {
  213. hlist_del(&kimn->link);
  214. }
  215. void kvm_fire_mask_notifiers(struct kvm *kvm, int irq, bool mask)
  216. {
  217. struct kvm_irq_mask_notifier *kimn;
  218. struct hlist_node *n;
  219. hlist_for_each_entry(kimn, n, &kvm->mask_notifier_list, link)
  220. if (kimn->irq == irq)
  221. kimn->func(kimn, mask);
  222. }
  223. static void __kvm_free_irq_routing(struct list_head *irq_routing)
  224. {
  225. struct kvm_kernel_irq_routing_entry *e, *n;
  226. list_for_each_entry_safe(e, n, irq_routing, link)
  227. kfree(e);
  228. }
  229. void kvm_free_irq_routing(struct kvm *kvm)
  230. {
  231. __kvm_free_irq_routing(&kvm->irq_routing);
  232. }
  233. static int setup_routing_entry(struct kvm_kernel_irq_routing_entry *e,
  234. const struct kvm_irq_routing_entry *ue)
  235. {
  236. int r = -EINVAL;
  237. int delta;
  238. e->gsi = ue->gsi;
  239. switch (ue->type) {
  240. case KVM_IRQ_ROUTING_IRQCHIP:
  241. delta = 0;
  242. switch (ue->u.irqchip.irqchip) {
  243. case KVM_IRQCHIP_PIC_MASTER:
  244. e->set = kvm_set_pic_irq;
  245. break;
  246. case KVM_IRQCHIP_PIC_SLAVE:
  247. e->set = kvm_set_pic_irq;
  248. delta = 8;
  249. break;
  250. case KVM_IRQCHIP_IOAPIC:
  251. e->set = kvm_set_ioapic_irq;
  252. break;
  253. default:
  254. goto out;
  255. }
  256. e->irqchip.irqchip = ue->u.irqchip.irqchip;
  257. e->irqchip.pin = ue->u.irqchip.pin + delta;
  258. break;
  259. case KVM_IRQ_ROUTING_MSI:
  260. e->set = kvm_set_msi;
  261. e->msi.address_lo = ue->u.msi.address_lo;
  262. e->msi.address_hi = ue->u.msi.address_hi;
  263. e->msi.data = ue->u.msi.data;
  264. break;
  265. default:
  266. goto out;
  267. }
  268. r = 0;
  269. out:
  270. return r;
  271. }
  272. int kvm_set_irq_routing(struct kvm *kvm,
  273. const struct kvm_irq_routing_entry *ue,
  274. unsigned nr,
  275. unsigned flags)
  276. {
  277. struct list_head irq_list = LIST_HEAD_INIT(irq_list);
  278. struct list_head tmp = LIST_HEAD_INIT(tmp);
  279. struct kvm_kernel_irq_routing_entry *e = NULL;
  280. unsigned i;
  281. int r;
  282. for (i = 0; i < nr; ++i) {
  283. r = -EINVAL;
  284. if (ue->gsi >= KVM_MAX_IRQ_ROUTES)
  285. goto out;
  286. if (ue->flags)
  287. goto out;
  288. r = -ENOMEM;
  289. e = kzalloc(sizeof(*e), GFP_KERNEL);
  290. if (!e)
  291. goto out;
  292. r = setup_routing_entry(e, ue);
  293. if (r)
  294. goto out;
  295. ++ue;
  296. list_add(&e->link, &irq_list);
  297. e = NULL;
  298. }
  299. mutex_lock(&kvm->lock);
  300. list_splice(&kvm->irq_routing, &tmp);
  301. INIT_LIST_HEAD(&kvm->irq_routing);
  302. list_splice(&irq_list, &kvm->irq_routing);
  303. INIT_LIST_HEAD(&irq_list);
  304. list_splice(&tmp, &irq_list);
  305. mutex_unlock(&kvm->lock);
  306. r = 0;
  307. out:
  308. kfree(e);
  309. __kvm_free_irq_routing(&irq_list);
  310. return r;
  311. }
  312. #define IOAPIC_ROUTING_ENTRY(irq) \
  313. { .gsi = irq, .type = KVM_IRQ_ROUTING_IRQCHIP, \
  314. .u.irqchip.irqchip = KVM_IRQCHIP_IOAPIC, .u.irqchip.pin = (irq) }
  315. #define ROUTING_ENTRY1(irq) IOAPIC_ROUTING_ENTRY(irq)
  316. #ifdef CONFIG_X86
  317. # define PIC_ROUTING_ENTRY(irq) \
  318. { .gsi = irq, .type = KVM_IRQ_ROUTING_IRQCHIP, \
  319. .u.irqchip.irqchip = SELECT_PIC(irq), .u.irqchip.pin = (irq) % 8 }
  320. # define ROUTING_ENTRY2(irq) \
  321. IOAPIC_ROUTING_ENTRY(irq), PIC_ROUTING_ENTRY(irq)
  322. #else
  323. # define ROUTING_ENTRY2(irq) \
  324. IOAPIC_ROUTING_ENTRY(irq)
  325. #endif
  326. static const struct kvm_irq_routing_entry default_routing[] = {
  327. ROUTING_ENTRY2(0), ROUTING_ENTRY2(1),
  328. ROUTING_ENTRY2(2), ROUTING_ENTRY2(3),
  329. ROUTING_ENTRY2(4), ROUTING_ENTRY2(5),
  330. ROUTING_ENTRY2(6), ROUTING_ENTRY2(7),
  331. ROUTING_ENTRY2(8), ROUTING_ENTRY2(9),
  332. ROUTING_ENTRY2(10), ROUTING_ENTRY2(11),
  333. ROUTING_ENTRY2(12), ROUTING_ENTRY2(13),
  334. ROUTING_ENTRY2(14), ROUTING_ENTRY2(15),
  335. ROUTING_ENTRY1(16), ROUTING_ENTRY1(17),
  336. ROUTING_ENTRY1(18), ROUTING_ENTRY1(19),
  337. ROUTING_ENTRY1(20), ROUTING_ENTRY1(21),
  338. ROUTING_ENTRY1(22), ROUTING_ENTRY1(23),
  339. #ifdef CONFIG_IA64
  340. ROUTING_ENTRY1(24), ROUTING_ENTRY1(25),
  341. ROUTING_ENTRY1(26), ROUTING_ENTRY1(27),
  342. ROUTING_ENTRY1(28), ROUTING_ENTRY1(29),
  343. ROUTING_ENTRY1(30), ROUTING_ENTRY1(31),
  344. ROUTING_ENTRY1(32), ROUTING_ENTRY1(33),
  345. ROUTING_ENTRY1(34), ROUTING_ENTRY1(35),
  346. ROUTING_ENTRY1(36), ROUTING_ENTRY1(37),
  347. ROUTING_ENTRY1(38), ROUTING_ENTRY1(39),
  348. ROUTING_ENTRY1(40), ROUTING_ENTRY1(41),
  349. ROUTING_ENTRY1(42), ROUTING_ENTRY1(43),
  350. ROUTING_ENTRY1(44), ROUTING_ENTRY1(45),
  351. ROUTING_ENTRY1(46), ROUTING_ENTRY1(47),
  352. #endif
  353. };
  354. int kvm_setup_default_irq_routing(struct kvm *kvm)
  355. {
  356. return kvm_set_irq_routing(kvm, default_routing,
  357. ARRAY_SIZE(default_routing), 0);
  358. }