ak4104.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257
  1. /*
  2. * AK4104 ALSA SoC (ASoC) driver
  3. *
  4. * Copyright (c) 2009 Daniel Mack <daniel@caiaq.de>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. #include <linux/module.h>
  12. #include <linux/slab.h>
  13. #include <sound/core.h>
  14. #include <sound/soc.h>
  15. #include <sound/initval.h>
  16. #include <linux/spi/spi.h>
  17. #include <sound/asoundef.h>
  18. /* AK4104 registers addresses */
  19. #define AK4104_REG_CONTROL1 0x00
  20. #define AK4104_REG_RESERVED 0x01
  21. #define AK4104_REG_CONTROL2 0x02
  22. #define AK4104_REG_TX 0x03
  23. #define AK4104_REG_CHN_STATUS(x) ((x) + 0x04)
  24. #define AK4104_NUM_REGS 10
  25. #define AK4104_REG_MASK 0x1f
  26. #define AK4104_READ 0xc0
  27. #define AK4104_WRITE 0xe0
  28. #define AK4104_RESERVED_VAL 0x5b
  29. /* Bit masks for AK4104 registers */
  30. #define AK4104_CONTROL1_RSTN (1 << 0)
  31. #define AK4104_CONTROL1_PW (1 << 1)
  32. #define AK4104_CONTROL1_DIF0 (1 << 2)
  33. #define AK4104_CONTROL1_DIF1 (1 << 3)
  34. #define AK4104_CONTROL2_SEL0 (1 << 0)
  35. #define AK4104_CONTROL2_SEL1 (1 << 1)
  36. #define AK4104_CONTROL2_MODE (1 << 2)
  37. #define AK4104_TX_TXE (1 << 0)
  38. #define AK4104_TX_V (1 << 1)
  39. #define DRV_NAME "ak4104-codec"
  40. struct ak4104_private {
  41. struct regmap *regmap;
  42. };
  43. static int ak4104_set_dai_fmt(struct snd_soc_dai *codec_dai,
  44. unsigned int format)
  45. {
  46. struct snd_soc_codec *codec = codec_dai->codec;
  47. int val = 0;
  48. int ret;
  49. /* set DAI format */
  50. switch (format & SND_SOC_DAIFMT_FORMAT_MASK) {
  51. case SND_SOC_DAIFMT_RIGHT_J:
  52. break;
  53. case SND_SOC_DAIFMT_LEFT_J:
  54. val |= AK4104_CONTROL1_DIF0;
  55. break;
  56. case SND_SOC_DAIFMT_I2S:
  57. val |= AK4104_CONTROL1_DIF0 | AK4104_CONTROL1_DIF1;
  58. break;
  59. default:
  60. dev_err(codec->dev, "invalid dai format\n");
  61. return -EINVAL;
  62. }
  63. /* This device can only be slave */
  64. if ((format & SND_SOC_DAIFMT_MASTER_MASK) != SND_SOC_DAIFMT_CBS_CFS)
  65. return -EINVAL;
  66. ret = snd_soc_update_bits(codec, AK4104_REG_CONTROL1,
  67. AK4104_CONTROL1_DIF0 | AK4104_CONTROL1_DIF1,
  68. val);
  69. if (ret < 0)
  70. return ret;
  71. return 0;
  72. }
  73. static int ak4104_hw_params(struct snd_pcm_substream *substream,
  74. struct snd_pcm_hw_params *params,
  75. struct snd_soc_dai *dai)
  76. {
  77. struct snd_soc_codec *codec = dai->codec;
  78. int val = 0;
  79. /* set the IEC958 bits: consumer mode, no copyright bit */
  80. val |= IEC958_AES0_CON_NOT_COPYRIGHT;
  81. snd_soc_write(codec, AK4104_REG_CHN_STATUS(0), val);
  82. val = 0;
  83. switch (params_rate(params)) {
  84. case 44100:
  85. val |= IEC958_AES3_CON_FS_44100;
  86. break;
  87. case 48000:
  88. val |= IEC958_AES3_CON_FS_48000;
  89. break;
  90. case 32000:
  91. val |= IEC958_AES3_CON_FS_32000;
  92. break;
  93. default:
  94. dev_err(codec->dev, "unsupported sampling rate\n");
  95. return -EINVAL;
  96. }
  97. return snd_soc_write(codec, AK4104_REG_CHN_STATUS(3), val);
  98. }
  99. static const struct snd_soc_dai_ops ak4101_dai_ops = {
  100. .hw_params = ak4104_hw_params,
  101. .set_fmt = ak4104_set_dai_fmt,
  102. };
  103. static struct snd_soc_dai_driver ak4104_dai = {
  104. .name = "ak4104-hifi",
  105. .playback = {
  106. .stream_name = "Playback",
  107. .channels_min = 2,
  108. .channels_max = 2,
  109. .rates = SNDRV_PCM_RATE_8000_192000,
  110. .formats = SNDRV_PCM_FMTBIT_S16_LE |
  111. SNDRV_PCM_FMTBIT_S24_3LE |
  112. SNDRV_PCM_FMTBIT_S24_LE
  113. },
  114. .ops = &ak4101_dai_ops,
  115. };
  116. static int ak4104_probe(struct snd_soc_codec *codec)
  117. {
  118. struct ak4104_private *ak4104 = snd_soc_codec_get_drvdata(codec);
  119. int ret;
  120. codec->control_data = ak4104->regmap;
  121. ret = snd_soc_codec_set_cache_io(codec, 8, 8, SND_SOC_REGMAP);
  122. if (ret != 0)
  123. return ret;
  124. /* set power-up and non-reset bits */
  125. ret = snd_soc_update_bits(codec, AK4104_REG_CONTROL1,
  126. AK4104_CONTROL1_PW | AK4104_CONTROL1_RSTN,
  127. AK4104_CONTROL1_PW | AK4104_CONTROL1_RSTN);
  128. if (ret < 0)
  129. return ret;
  130. /* enable transmitter */
  131. ret = snd_soc_update_bits(codec, AK4104_REG_TX,
  132. AK4104_TX_TXE, AK4104_TX_TXE);
  133. if (ret < 0)
  134. return ret;
  135. return 0;
  136. }
  137. static int ak4104_remove(struct snd_soc_codec *codec)
  138. {
  139. snd_soc_update_bits(codec, AK4104_REG_CONTROL1,
  140. AK4104_CONTROL1_PW | AK4104_CONTROL1_RSTN, 0);
  141. return 0;
  142. }
  143. static struct snd_soc_codec_driver soc_codec_device_ak4104 = {
  144. .probe = ak4104_probe,
  145. .remove = ak4104_remove,
  146. };
  147. static const struct regmap_config ak4104_regmap = {
  148. .reg_bits = 8,
  149. .val_bits = 8,
  150. .max_register = AK4104_NUM_REGS - 1,
  151. .read_flag_mask = AK4104_READ,
  152. .write_flag_mask = AK4104_WRITE,
  153. .cache_type = REGCACHE_RBTREE,
  154. };
  155. static int ak4104_spi_probe(struct spi_device *spi)
  156. {
  157. struct ak4104_private *ak4104;
  158. unsigned int val;
  159. int ret;
  160. spi->bits_per_word = 8;
  161. spi->mode = SPI_MODE_0;
  162. ret = spi_setup(spi);
  163. if (ret < 0)
  164. return ret;
  165. ak4104 = devm_kzalloc(&spi->dev, sizeof(struct ak4104_private),
  166. GFP_KERNEL);
  167. if (ak4104 == NULL)
  168. return -ENOMEM;
  169. ak4104->regmap = regmap_init_spi(spi, &ak4104_regmap);
  170. if (IS_ERR(ak4104->regmap)) {
  171. ret = PTR_ERR(ak4104->regmap);
  172. return ret;
  173. }
  174. /* read the 'reserved' register - according to the datasheet, it
  175. * should contain 0x5b. Not a good way to verify the presence of
  176. * the device, but there is no hardware ID register. */
  177. ret = regmap_read(ak4104->regmap, AK4104_REG_RESERVED, &val);
  178. if (ret != 0)
  179. goto err;
  180. if (val != AK4104_RESERVED_VAL) {
  181. ret = -ENODEV;
  182. goto err;
  183. }
  184. spi_set_drvdata(spi, ak4104);
  185. ret = snd_soc_register_codec(&spi->dev,
  186. &soc_codec_device_ak4104, &ak4104_dai, 1);
  187. if (ret != 0)
  188. goto err;
  189. return 0;
  190. err:
  191. regmap_exit(ak4104->regmap);
  192. return ret;
  193. }
  194. static int __devexit ak4104_spi_remove(struct spi_device *spi)
  195. {
  196. struct ak4104_private *ak4101 = spi_get_drvdata(spi);
  197. regmap_exit(ak4101->regmap);
  198. snd_soc_unregister_codec(&spi->dev);
  199. return 0;
  200. }
  201. static struct spi_driver ak4104_spi_driver = {
  202. .driver = {
  203. .name = DRV_NAME,
  204. .owner = THIS_MODULE,
  205. },
  206. .probe = ak4104_spi_probe,
  207. .remove = __devexit_p(ak4104_spi_remove),
  208. };
  209. module_spi_driver(ak4104_spi_driver);
  210. MODULE_AUTHOR("Daniel Mack <daniel@caiaq.de>");
  211. MODULE_DESCRIPTION("Asahi Kasei AK4104 ALSA SoC driver");
  212. MODULE_LICENSE("GPL");