dev.c 48 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669
  1. /*
  2. * Linux device driver for RTL8187
  3. *
  4. * Copyright 2007 Michael Wu <flamingice@sourmilk.net>
  5. * Copyright 2007 Andrea Merello <andreamrl@tiscali.it>
  6. *
  7. * Based on the r8187 driver, which is:
  8. * Copyright 2005 Andrea Merello <andreamrl@tiscali.it>, et al.
  9. *
  10. * The driver was extended to the RTL8187B in 2008 by:
  11. * Herton Ronaldo Krzesinski <herton@mandriva.com.br>
  12. * Hin-Tak Leung <htl10@users.sourceforge.net>
  13. * Larry Finger <Larry.Finger@lwfinger.net>
  14. *
  15. * Magic delays and register offsets below are taken from the original
  16. * r8187 driver sources. Thanks to Realtek for their support!
  17. *
  18. * This program is free software; you can redistribute it and/or modify
  19. * it under the terms of the GNU General Public License version 2 as
  20. * published by the Free Software Foundation.
  21. */
  22. #include <linux/init.h>
  23. #include <linux/usb.h>
  24. #include <linux/slab.h>
  25. #include <linux/delay.h>
  26. #include <linux/etherdevice.h>
  27. #include <linux/eeprom_93cx6.h>
  28. #include <linux/module.h>
  29. #include <net/mac80211.h>
  30. #include "rtl8187.h"
  31. #include "rtl8225.h"
  32. #ifdef CONFIG_RTL8187_LEDS
  33. #include "leds.h"
  34. #endif
  35. #include "rfkill.h"
  36. MODULE_AUTHOR("Michael Wu <flamingice@sourmilk.net>");
  37. MODULE_AUTHOR("Andrea Merello <andreamrl@tiscali.it>");
  38. MODULE_AUTHOR("Herton Ronaldo Krzesinski <herton@mandriva.com.br>");
  39. MODULE_AUTHOR("Hin-Tak Leung <htl10@users.sourceforge.net>");
  40. MODULE_AUTHOR("Larry Finger <Larry.Finger@lwfinger.net>");
  41. MODULE_DESCRIPTION("RTL8187/RTL8187B USB wireless driver");
  42. MODULE_LICENSE("GPL");
  43. static struct usb_device_id rtl8187_table[] __devinitdata = {
  44. /* Asus */
  45. {USB_DEVICE(0x0b05, 0x171d), .driver_info = DEVICE_RTL8187},
  46. /* Belkin */
  47. {USB_DEVICE(0x050d, 0x705e), .driver_info = DEVICE_RTL8187B},
  48. /* Realtek */
  49. {USB_DEVICE(0x0bda, 0x8187), .driver_info = DEVICE_RTL8187},
  50. {USB_DEVICE(0x0bda, 0x8189), .driver_info = DEVICE_RTL8187B},
  51. {USB_DEVICE(0x0bda, 0x8197), .driver_info = DEVICE_RTL8187B},
  52. {USB_DEVICE(0x0bda, 0x8198), .driver_info = DEVICE_RTL8187B},
  53. /* Surecom */
  54. {USB_DEVICE(0x0769, 0x11F2), .driver_info = DEVICE_RTL8187},
  55. /* Logitech */
  56. {USB_DEVICE(0x0789, 0x010C), .driver_info = DEVICE_RTL8187},
  57. /* Netgear */
  58. {USB_DEVICE(0x0846, 0x6100), .driver_info = DEVICE_RTL8187},
  59. {USB_DEVICE(0x0846, 0x6a00), .driver_info = DEVICE_RTL8187},
  60. {USB_DEVICE(0x0846, 0x4260), .driver_info = DEVICE_RTL8187B},
  61. /* HP */
  62. {USB_DEVICE(0x03f0, 0xca02), .driver_info = DEVICE_RTL8187},
  63. /* Sitecom */
  64. {USB_DEVICE(0x0df6, 0x000d), .driver_info = DEVICE_RTL8187},
  65. {USB_DEVICE(0x0df6, 0x0028), .driver_info = DEVICE_RTL8187B},
  66. {USB_DEVICE(0x0df6, 0x0029), .driver_info = DEVICE_RTL8187B},
  67. /* Sphairon Access Systems GmbH */
  68. {USB_DEVICE(0x114B, 0x0150), .driver_info = DEVICE_RTL8187},
  69. /* Dick Smith Electronics */
  70. {USB_DEVICE(0x1371, 0x9401), .driver_info = DEVICE_RTL8187},
  71. /* Abocom */
  72. {USB_DEVICE(0x13d1, 0xabe6), .driver_info = DEVICE_RTL8187},
  73. /* Qcom */
  74. {USB_DEVICE(0x18E8, 0x6232), .driver_info = DEVICE_RTL8187},
  75. /* AirLive */
  76. {USB_DEVICE(0x1b75, 0x8187), .driver_info = DEVICE_RTL8187},
  77. /* Linksys */
  78. {USB_DEVICE(0x1737, 0x0073), .driver_info = DEVICE_RTL8187B},
  79. {}
  80. };
  81. MODULE_DEVICE_TABLE(usb, rtl8187_table);
  82. static const struct ieee80211_rate rtl818x_rates[] = {
  83. { .bitrate = 10, .hw_value = 0, },
  84. { .bitrate = 20, .hw_value = 1, },
  85. { .bitrate = 55, .hw_value = 2, },
  86. { .bitrate = 110, .hw_value = 3, },
  87. { .bitrate = 60, .hw_value = 4, },
  88. { .bitrate = 90, .hw_value = 5, },
  89. { .bitrate = 120, .hw_value = 6, },
  90. { .bitrate = 180, .hw_value = 7, },
  91. { .bitrate = 240, .hw_value = 8, },
  92. { .bitrate = 360, .hw_value = 9, },
  93. { .bitrate = 480, .hw_value = 10, },
  94. { .bitrate = 540, .hw_value = 11, },
  95. };
  96. static const struct ieee80211_channel rtl818x_channels[] = {
  97. { .center_freq = 2412 },
  98. { .center_freq = 2417 },
  99. { .center_freq = 2422 },
  100. { .center_freq = 2427 },
  101. { .center_freq = 2432 },
  102. { .center_freq = 2437 },
  103. { .center_freq = 2442 },
  104. { .center_freq = 2447 },
  105. { .center_freq = 2452 },
  106. { .center_freq = 2457 },
  107. { .center_freq = 2462 },
  108. { .center_freq = 2467 },
  109. { .center_freq = 2472 },
  110. { .center_freq = 2484 },
  111. };
  112. static void rtl8187_iowrite_async_cb(struct urb *urb)
  113. {
  114. kfree(urb->context);
  115. }
  116. static void rtl8187_iowrite_async(struct rtl8187_priv *priv, __le16 addr,
  117. void *data, u16 len)
  118. {
  119. struct usb_ctrlrequest *dr;
  120. struct urb *urb;
  121. struct rtl8187_async_write_data {
  122. u8 data[4];
  123. struct usb_ctrlrequest dr;
  124. } *buf;
  125. int rc;
  126. buf = kmalloc(sizeof(*buf), GFP_ATOMIC);
  127. if (!buf)
  128. return;
  129. urb = usb_alloc_urb(0, GFP_ATOMIC);
  130. if (!urb) {
  131. kfree(buf);
  132. return;
  133. }
  134. dr = &buf->dr;
  135. dr->bRequestType = RTL8187_REQT_WRITE;
  136. dr->bRequest = RTL8187_REQ_SET_REG;
  137. dr->wValue = addr;
  138. dr->wIndex = 0;
  139. dr->wLength = cpu_to_le16(len);
  140. memcpy(buf, data, len);
  141. usb_fill_control_urb(urb, priv->udev, usb_sndctrlpipe(priv->udev, 0),
  142. (unsigned char *)dr, buf, len,
  143. rtl8187_iowrite_async_cb, buf);
  144. usb_anchor_urb(urb, &priv->anchored);
  145. rc = usb_submit_urb(urb, GFP_ATOMIC);
  146. if (rc < 0) {
  147. kfree(buf);
  148. usb_unanchor_urb(urb);
  149. }
  150. usb_free_urb(urb);
  151. }
  152. static inline void rtl818x_iowrite32_async(struct rtl8187_priv *priv,
  153. __le32 *addr, u32 val)
  154. {
  155. __le32 buf = cpu_to_le32(val);
  156. rtl8187_iowrite_async(priv, cpu_to_le16((unsigned long)addr),
  157. &buf, sizeof(buf));
  158. }
  159. void rtl8187_write_phy(struct ieee80211_hw *dev, u8 addr, u32 data)
  160. {
  161. struct rtl8187_priv *priv = dev->priv;
  162. data <<= 8;
  163. data |= addr | 0x80;
  164. rtl818x_iowrite8(priv, &priv->map->PHY[3], (data >> 24) & 0xFF);
  165. rtl818x_iowrite8(priv, &priv->map->PHY[2], (data >> 16) & 0xFF);
  166. rtl818x_iowrite8(priv, &priv->map->PHY[1], (data >> 8) & 0xFF);
  167. rtl818x_iowrite8(priv, &priv->map->PHY[0], data & 0xFF);
  168. }
  169. static void rtl8187_tx_cb(struct urb *urb)
  170. {
  171. struct sk_buff *skb = (struct sk_buff *)urb->context;
  172. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  173. struct ieee80211_hw *hw = info->rate_driver_data[0];
  174. struct rtl8187_priv *priv = hw->priv;
  175. skb_pull(skb, priv->is_rtl8187b ? sizeof(struct rtl8187b_tx_hdr) :
  176. sizeof(struct rtl8187_tx_hdr));
  177. ieee80211_tx_info_clear_status(info);
  178. if (!(urb->status) && !(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  179. if (priv->is_rtl8187b) {
  180. skb_queue_tail(&priv->b_tx_status.queue, skb);
  181. /* queue is "full", discard last items */
  182. while (skb_queue_len(&priv->b_tx_status.queue) > 5) {
  183. struct sk_buff *old_skb;
  184. dev_dbg(&priv->udev->dev,
  185. "transmit status queue full\n");
  186. old_skb = skb_dequeue(&priv->b_tx_status.queue);
  187. ieee80211_tx_status_irqsafe(hw, old_skb);
  188. }
  189. return;
  190. } else {
  191. info->flags |= IEEE80211_TX_STAT_ACK;
  192. }
  193. }
  194. if (priv->is_rtl8187b)
  195. ieee80211_tx_status_irqsafe(hw, skb);
  196. else {
  197. /* Retry information for the RTI8187 is only available by
  198. * reading a register in the device. We are in interrupt mode
  199. * here, thus queue the skb and finish on a work queue. */
  200. skb_queue_tail(&priv->b_tx_status.queue, skb);
  201. ieee80211_queue_delayed_work(hw, &priv->work, 0);
  202. }
  203. }
  204. static void rtl8187_tx(struct ieee80211_hw *dev, struct sk_buff *skb)
  205. {
  206. struct rtl8187_priv *priv = dev->priv;
  207. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  208. struct ieee80211_hdr *tx_hdr = (struct ieee80211_hdr *)(skb->data);
  209. unsigned int ep;
  210. void *buf;
  211. struct urb *urb;
  212. __le16 rts_dur = 0;
  213. u32 flags;
  214. int rc;
  215. urb = usb_alloc_urb(0, GFP_ATOMIC);
  216. if (!urb) {
  217. kfree_skb(skb);
  218. return;
  219. }
  220. flags = skb->len;
  221. flags |= RTL818X_TX_DESC_FLAG_NO_ENC;
  222. flags |= ieee80211_get_tx_rate(dev, info)->hw_value << 24;
  223. if (ieee80211_has_morefrags(tx_hdr->frame_control))
  224. flags |= RTL818X_TX_DESC_FLAG_MOREFRAG;
  225. if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  226. flags |= RTL818X_TX_DESC_FLAG_RTS;
  227. flags |= ieee80211_get_rts_cts_rate(dev, info)->hw_value << 19;
  228. rts_dur = ieee80211_rts_duration(dev, priv->vif,
  229. skb->len, info);
  230. } else if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  231. flags |= RTL818X_TX_DESC_FLAG_CTS;
  232. flags |= ieee80211_get_rts_cts_rate(dev, info)->hw_value << 19;
  233. }
  234. if (info->flags & IEEE80211_TX_CTL_ASSIGN_SEQ) {
  235. if (info->flags & IEEE80211_TX_CTL_FIRST_FRAGMENT)
  236. priv->seqno += 0x10;
  237. tx_hdr->seq_ctrl &= cpu_to_le16(IEEE80211_SCTL_FRAG);
  238. tx_hdr->seq_ctrl |= cpu_to_le16(priv->seqno);
  239. }
  240. if (!priv->is_rtl8187b) {
  241. struct rtl8187_tx_hdr *hdr =
  242. (struct rtl8187_tx_hdr *)skb_push(skb, sizeof(*hdr));
  243. hdr->flags = cpu_to_le32(flags);
  244. hdr->len = 0;
  245. hdr->rts_duration = rts_dur;
  246. hdr->retry = cpu_to_le32((info->control.rates[0].count - 1) << 8);
  247. buf = hdr;
  248. ep = 2;
  249. } else {
  250. /* fc needs to be calculated before skb_push() */
  251. unsigned int epmap[4] = { 6, 7, 5, 4 };
  252. u16 fc = le16_to_cpu(tx_hdr->frame_control);
  253. struct rtl8187b_tx_hdr *hdr =
  254. (struct rtl8187b_tx_hdr *)skb_push(skb, sizeof(*hdr));
  255. struct ieee80211_rate *txrate =
  256. ieee80211_get_tx_rate(dev, info);
  257. memset(hdr, 0, sizeof(*hdr));
  258. hdr->flags = cpu_to_le32(flags);
  259. hdr->rts_duration = rts_dur;
  260. hdr->retry = cpu_to_le32((info->control.rates[0].count - 1) << 8);
  261. hdr->tx_duration =
  262. ieee80211_generic_frame_duration(dev, priv->vif,
  263. info->band,
  264. skb->len, txrate);
  265. buf = hdr;
  266. if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT)
  267. ep = 12;
  268. else
  269. ep = epmap[skb_get_queue_mapping(skb)];
  270. }
  271. info->rate_driver_data[0] = dev;
  272. info->rate_driver_data[1] = urb;
  273. usb_fill_bulk_urb(urb, priv->udev, usb_sndbulkpipe(priv->udev, ep),
  274. buf, skb->len, rtl8187_tx_cb, skb);
  275. urb->transfer_flags |= URB_ZERO_PACKET;
  276. usb_anchor_urb(urb, &priv->anchored);
  277. rc = usb_submit_urb(urb, GFP_ATOMIC);
  278. if (rc < 0) {
  279. usb_unanchor_urb(urb);
  280. kfree_skb(skb);
  281. }
  282. usb_free_urb(urb);
  283. }
  284. static void rtl8187_rx_cb(struct urb *urb)
  285. {
  286. struct sk_buff *skb = (struct sk_buff *)urb->context;
  287. struct rtl8187_rx_info *info = (struct rtl8187_rx_info *)skb->cb;
  288. struct ieee80211_hw *dev = info->dev;
  289. struct rtl8187_priv *priv = dev->priv;
  290. struct ieee80211_rx_status rx_status = { 0 };
  291. int rate, signal;
  292. u32 flags;
  293. unsigned long f;
  294. spin_lock_irqsave(&priv->rx_queue.lock, f);
  295. __skb_unlink(skb, &priv->rx_queue);
  296. spin_unlock_irqrestore(&priv->rx_queue.lock, f);
  297. skb_put(skb, urb->actual_length);
  298. if (unlikely(urb->status)) {
  299. dev_kfree_skb_irq(skb);
  300. return;
  301. }
  302. if (!priv->is_rtl8187b) {
  303. struct rtl8187_rx_hdr *hdr =
  304. (typeof(hdr))(skb_tail_pointer(skb) - sizeof(*hdr));
  305. flags = le32_to_cpu(hdr->flags);
  306. /* As with the RTL8187B below, the AGC is used to calculate
  307. * signal strength. In this case, the scaling
  308. * constants are derived from the output of p54usb.
  309. */
  310. signal = -4 - ((27 * hdr->agc) >> 6);
  311. rx_status.antenna = (hdr->signal >> 7) & 1;
  312. rx_status.mactime = le64_to_cpu(hdr->mac_time);
  313. } else {
  314. struct rtl8187b_rx_hdr *hdr =
  315. (typeof(hdr))(skb_tail_pointer(skb) - sizeof(*hdr));
  316. /* The Realtek datasheet for the RTL8187B shows that the RX
  317. * header contains the following quantities: signal quality,
  318. * RSSI, AGC, the received power in dB, and the measured SNR.
  319. * In testing, none of these quantities show qualitative
  320. * agreement with AP signal strength, except for the AGC,
  321. * which is inversely proportional to the strength of the
  322. * signal. In the following, the signal strength
  323. * is derived from the AGC. The arbitrary scaling constants
  324. * are chosen to make the results close to the values obtained
  325. * for a BCM4312 using b43 as the driver. The noise is ignored
  326. * for now.
  327. */
  328. flags = le32_to_cpu(hdr->flags);
  329. signal = 14 - hdr->agc / 2;
  330. rx_status.antenna = (hdr->rssi >> 7) & 1;
  331. rx_status.mactime = le64_to_cpu(hdr->mac_time);
  332. }
  333. rx_status.signal = signal;
  334. priv->signal = signal;
  335. rate = (flags >> 20) & 0xF;
  336. skb_trim(skb, flags & 0x0FFF);
  337. rx_status.rate_idx = rate;
  338. rx_status.freq = dev->conf.channel->center_freq;
  339. rx_status.band = dev->conf.channel->band;
  340. rx_status.flag |= RX_FLAG_MACTIME_MPDU;
  341. if (flags & RTL818X_RX_DESC_FLAG_CRC32_ERR)
  342. rx_status.flag |= RX_FLAG_FAILED_FCS_CRC;
  343. memcpy(IEEE80211_SKB_RXCB(skb), &rx_status, sizeof(rx_status));
  344. ieee80211_rx_irqsafe(dev, skb);
  345. skb = dev_alloc_skb(RTL8187_MAX_RX);
  346. if (unlikely(!skb)) {
  347. /* TODO check rx queue length and refill *somewhere* */
  348. return;
  349. }
  350. info = (struct rtl8187_rx_info *)skb->cb;
  351. info->urb = urb;
  352. info->dev = dev;
  353. urb->transfer_buffer = skb_tail_pointer(skb);
  354. urb->context = skb;
  355. skb_queue_tail(&priv->rx_queue, skb);
  356. usb_anchor_urb(urb, &priv->anchored);
  357. if (usb_submit_urb(urb, GFP_ATOMIC)) {
  358. usb_unanchor_urb(urb);
  359. skb_unlink(skb, &priv->rx_queue);
  360. dev_kfree_skb_irq(skb);
  361. }
  362. }
  363. static int rtl8187_init_urbs(struct ieee80211_hw *dev)
  364. {
  365. struct rtl8187_priv *priv = dev->priv;
  366. struct urb *entry = NULL;
  367. struct sk_buff *skb;
  368. struct rtl8187_rx_info *info;
  369. int ret = 0;
  370. while (skb_queue_len(&priv->rx_queue) < 16) {
  371. skb = __dev_alloc_skb(RTL8187_MAX_RX, GFP_KERNEL);
  372. if (!skb) {
  373. ret = -ENOMEM;
  374. goto err;
  375. }
  376. entry = usb_alloc_urb(0, GFP_KERNEL);
  377. if (!entry) {
  378. ret = -ENOMEM;
  379. goto err;
  380. }
  381. usb_fill_bulk_urb(entry, priv->udev,
  382. usb_rcvbulkpipe(priv->udev,
  383. priv->is_rtl8187b ? 3 : 1),
  384. skb_tail_pointer(skb),
  385. RTL8187_MAX_RX, rtl8187_rx_cb, skb);
  386. info = (struct rtl8187_rx_info *)skb->cb;
  387. info->urb = entry;
  388. info->dev = dev;
  389. skb_queue_tail(&priv->rx_queue, skb);
  390. usb_anchor_urb(entry, &priv->anchored);
  391. ret = usb_submit_urb(entry, GFP_KERNEL);
  392. if (ret) {
  393. skb_unlink(skb, &priv->rx_queue);
  394. usb_unanchor_urb(entry);
  395. goto err;
  396. }
  397. usb_free_urb(entry);
  398. }
  399. return ret;
  400. err:
  401. usb_free_urb(entry);
  402. kfree_skb(skb);
  403. usb_kill_anchored_urbs(&priv->anchored);
  404. return ret;
  405. }
  406. static void rtl8187b_status_cb(struct urb *urb)
  407. {
  408. struct ieee80211_hw *hw = (struct ieee80211_hw *)urb->context;
  409. struct rtl8187_priv *priv = hw->priv;
  410. u64 val;
  411. unsigned int cmd_type;
  412. if (unlikely(urb->status))
  413. return;
  414. /*
  415. * Read from status buffer:
  416. *
  417. * bits [30:31] = cmd type:
  418. * - 0 indicates tx beacon interrupt
  419. * - 1 indicates tx close descriptor
  420. *
  421. * In the case of tx beacon interrupt:
  422. * [0:9] = Last Beacon CW
  423. * [10:29] = reserved
  424. * [30:31] = 00b
  425. * [32:63] = Last Beacon TSF
  426. *
  427. * If it's tx close descriptor:
  428. * [0:7] = Packet Retry Count
  429. * [8:14] = RTS Retry Count
  430. * [15] = TOK
  431. * [16:27] = Sequence No
  432. * [28] = LS
  433. * [29] = FS
  434. * [30:31] = 01b
  435. * [32:47] = unused (reserved?)
  436. * [48:63] = MAC Used Time
  437. */
  438. val = le64_to_cpu(priv->b_tx_status.buf);
  439. cmd_type = (val >> 30) & 0x3;
  440. if (cmd_type == 1) {
  441. unsigned int pkt_rc, seq_no;
  442. bool tok;
  443. struct sk_buff *skb;
  444. struct ieee80211_hdr *ieee80211hdr;
  445. unsigned long flags;
  446. pkt_rc = val & 0xFF;
  447. tok = val & (1 << 15);
  448. seq_no = (val >> 16) & 0xFFF;
  449. spin_lock_irqsave(&priv->b_tx_status.queue.lock, flags);
  450. skb_queue_reverse_walk(&priv->b_tx_status.queue, skb) {
  451. ieee80211hdr = (struct ieee80211_hdr *)skb->data;
  452. /*
  453. * While testing, it was discovered that the seq_no
  454. * doesn't actually contains the sequence number.
  455. * Instead of returning just the 12 bits of sequence
  456. * number, hardware is returning entire sequence control
  457. * (fragment number plus sequence number) in a 12 bit
  458. * only field overflowing after some time. As a
  459. * workaround, just consider the lower bits, and expect
  460. * it's unlikely we wrongly ack some sent data
  461. */
  462. if ((le16_to_cpu(ieee80211hdr->seq_ctrl)
  463. & 0xFFF) == seq_no)
  464. break;
  465. }
  466. if (skb != (struct sk_buff *) &priv->b_tx_status.queue) {
  467. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  468. __skb_unlink(skb, &priv->b_tx_status.queue);
  469. if (tok)
  470. info->flags |= IEEE80211_TX_STAT_ACK;
  471. info->status.rates[0].count = pkt_rc + 1;
  472. ieee80211_tx_status_irqsafe(hw, skb);
  473. }
  474. spin_unlock_irqrestore(&priv->b_tx_status.queue.lock, flags);
  475. }
  476. usb_anchor_urb(urb, &priv->anchored);
  477. if (usb_submit_urb(urb, GFP_ATOMIC))
  478. usb_unanchor_urb(urb);
  479. }
  480. static int rtl8187b_init_status_urb(struct ieee80211_hw *dev)
  481. {
  482. struct rtl8187_priv *priv = dev->priv;
  483. struct urb *entry;
  484. int ret = 0;
  485. entry = usb_alloc_urb(0, GFP_KERNEL);
  486. if (!entry)
  487. return -ENOMEM;
  488. usb_fill_bulk_urb(entry, priv->udev, usb_rcvbulkpipe(priv->udev, 9),
  489. &priv->b_tx_status.buf, sizeof(priv->b_tx_status.buf),
  490. rtl8187b_status_cb, dev);
  491. usb_anchor_urb(entry, &priv->anchored);
  492. ret = usb_submit_urb(entry, GFP_KERNEL);
  493. if (ret)
  494. usb_unanchor_urb(entry);
  495. usb_free_urb(entry);
  496. return ret;
  497. }
  498. static void rtl8187_set_anaparam(struct rtl8187_priv *priv, bool rfon)
  499. {
  500. u32 anaparam, anaparam2;
  501. u8 anaparam3, reg;
  502. if (!priv->is_rtl8187b) {
  503. if (rfon) {
  504. anaparam = RTL8187_RTL8225_ANAPARAM_ON;
  505. anaparam2 = RTL8187_RTL8225_ANAPARAM2_ON;
  506. } else {
  507. anaparam = RTL8187_RTL8225_ANAPARAM_OFF;
  508. anaparam2 = RTL8187_RTL8225_ANAPARAM2_OFF;
  509. }
  510. } else {
  511. if (rfon) {
  512. anaparam = RTL8187B_RTL8225_ANAPARAM_ON;
  513. anaparam2 = RTL8187B_RTL8225_ANAPARAM2_ON;
  514. anaparam3 = RTL8187B_RTL8225_ANAPARAM3_ON;
  515. } else {
  516. anaparam = RTL8187B_RTL8225_ANAPARAM_OFF;
  517. anaparam2 = RTL8187B_RTL8225_ANAPARAM2_OFF;
  518. anaparam3 = RTL8187B_RTL8225_ANAPARAM3_OFF;
  519. }
  520. }
  521. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
  522. RTL818X_EEPROM_CMD_CONFIG);
  523. reg = rtl818x_ioread8(priv, &priv->map->CONFIG3);
  524. reg |= RTL818X_CONFIG3_ANAPARAM_WRITE;
  525. rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg);
  526. rtl818x_iowrite32(priv, &priv->map->ANAPARAM, anaparam);
  527. rtl818x_iowrite32(priv, &priv->map->ANAPARAM2, anaparam2);
  528. if (priv->is_rtl8187b)
  529. rtl818x_iowrite8(priv, &priv->map->ANAPARAM3, anaparam3);
  530. reg &= ~RTL818X_CONFIG3_ANAPARAM_WRITE;
  531. rtl818x_iowrite8(priv, &priv->map->CONFIG3, reg);
  532. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
  533. RTL818X_EEPROM_CMD_NORMAL);
  534. }
  535. static int rtl8187_cmd_reset(struct ieee80211_hw *dev)
  536. {
  537. struct rtl8187_priv *priv = dev->priv;
  538. u8 reg;
  539. int i;
  540. reg = rtl818x_ioread8(priv, &priv->map->CMD);
  541. reg &= (1 << 1);
  542. reg |= RTL818X_CMD_RESET;
  543. rtl818x_iowrite8(priv, &priv->map->CMD, reg);
  544. i = 10;
  545. do {
  546. msleep(2);
  547. if (!(rtl818x_ioread8(priv, &priv->map->CMD) &
  548. RTL818X_CMD_RESET))
  549. break;
  550. } while (--i);
  551. if (!i) {
  552. wiphy_err(dev->wiphy, "Reset timeout!\n");
  553. return -ETIMEDOUT;
  554. }
  555. /* reload registers from eeprom */
  556. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_LOAD);
  557. i = 10;
  558. do {
  559. msleep(4);
  560. if (!(rtl818x_ioread8(priv, &priv->map->EEPROM_CMD) &
  561. RTL818X_EEPROM_CMD_CONFIG))
  562. break;
  563. } while (--i);
  564. if (!i) {
  565. wiphy_err(dev->wiphy, "eeprom reset timeout!\n");
  566. return -ETIMEDOUT;
  567. }
  568. return 0;
  569. }
  570. static int rtl8187_init_hw(struct ieee80211_hw *dev)
  571. {
  572. struct rtl8187_priv *priv = dev->priv;
  573. u8 reg;
  574. int res;
  575. /* reset */
  576. rtl8187_set_anaparam(priv, true);
  577. rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0);
  578. msleep(200);
  579. rtl818x_iowrite8(priv, (u8 *)0xFE18, 0x10);
  580. rtl818x_iowrite8(priv, (u8 *)0xFE18, 0x11);
  581. rtl818x_iowrite8(priv, (u8 *)0xFE18, 0x00);
  582. msleep(200);
  583. res = rtl8187_cmd_reset(dev);
  584. if (res)
  585. return res;
  586. rtl8187_set_anaparam(priv, true);
  587. /* setup card */
  588. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0);
  589. rtl818x_iowrite8(priv, &priv->map->GPIO0, 0);
  590. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, (4 << 8));
  591. rtl818x_iowrite8(priv, &priv->map->GPIO0, 1);
  592. rtl818x_iowrite8(priv, &priv->map->GP_ENABLE, 0);
  593. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  594. rtl818x_iowrite16(priv, (__le16 *)0xFFF4, 0xFFFF);
  595. reg = rtl818x_ioread8(priv, &priv->map->CONFIG1);
  596. reg &= 0x3F;
  597. reg |= 0x80;
  598. rtl818x_iowrite8(priv, &priv->map->CONFIG1, reg);
  599. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  600. rtl818x_iowrite32(priv, &priv->map->INT_TIMEOUT, 0);
  601. rtl818x_iowrite8(priv, &priv->map->WPA_CONF, 0);
  602. rtl818x_iowrite8(priv, &priv->map->RATE_FALLBACK, 0);
  603. // TODO: set RESP_RATE and BRSR properly
  604. rtl818x_iowrite8(priv, &priv->map->RESP_RATE, (8 << 4) | 0);
  605. rtl818x_iowrite16(priv, &priv->map->BRSR, 0x01F3);
  606. /* host_usb_init */
  607. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0);
  608. rtl818x_iowrite8(priv, &priv->map->GPIO0, 0);
  609. reg = rtl818x_ioread8(priv, (u8 *)0xFE53);
  610. rtl818x_iowrite8(priv, (u8 *)0xFE53, reg | (1 << 7));
  611. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, (4 << 8));
  612. rtl818x_iowrite8(priv, &priv->map->GPIO0, 0x20);
  613. rtl818x_iowrite8(priv, &priv->map->GP_ENABLE, 0);
  614. rtl818x_iowrite16(priv, &priv->map->RFPinsOutput, 0x80);
  615. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0x80);
  616. rtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x80);
  617. msleep(100);
  618. rtl818x_iowrite32(priv, &priv->map->RF_TIMING, 0x000a8008);
  619. rtl818x_iowrite16(priv, &priv->map->BRSR, 0xFFFF);
  620. rtl818x_iowrite32(priv, &priv->map->RF_PARA, 0x00100044);
  621. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
  622. RTL818X_EEPROM_CMD_CONFIG);
  623. rtl818x_iowrite8(priv, &priv->map->CONFIG3, 0x44);
  624. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
  625. RTL818X_EEPROM_CMD_NORMAL);
  626. rtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FF7);
  627. msleep(100);
  628. priv->rf->init(dev);
  629. rtl818x_iowrite16(priv, &priv->map->BRSR, 0x01F3);
  630. reg = rtl818x_ioread8(priv, &priv->map->PGSELECT) & ~1;
  631. rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg | 1);
  632. rtl818x_iowrite16(priv, (__le16 *)0xFFFE, 0x10);
  633. rtl818x_iowrite8(priv, &priv->map->TALLY_SEL, 0x80);
  634. rtl818x_iowrite8(priv, (u8 *)0xFFFF, 0x60);
  635. rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg);
  636. return 0;
  637. }
  638. static const u8 rtl8187b_reg_table[][3] = {
  639. {0xF0, 0x32, 0}, {0xF1, 0x32, 0}, {0xF2, 0x00, 0}, {0xF3, 0x00, 0},
  640. {0xF4, 0x32, 0}, {0xF5, 0x43, 0}, {0xF6, 0x00, 0}, {0xF7, 0x00, 0},
  641. {0xF8, 0x46, 0}, {0xF9, 0xA4, 0}, {0xFA, 0x00, 0}, {0xFB, 0x00, 0},
  642. {0xFC, 0x96, 0}, {0xFD, 0xA4, 0}, {0xFE, 0x00, 0}, {0xFF, 0x00, 0},
  643. {0x58, 0x4B, 1}, {0x59, 0x00, 1}, {0x5A, 0x4B, 1}, {0x5B, 0x00, 1},
  644. {0x60, 0x4B, 1}, {0x61, 0x09, 1}, {0x62, 0x4B, 1}, {0x63, 0x09, 1},
  645. {0xCE, 0x0F, 1}, {0xCF, 0x00, 1}, {0xF0, 0x4E, 1}, {0xF1, 0x01, 1},
  646. {0xF2, 0x02, 1}, {0xF3, 0x03, 1}, {0xF4, 0x04, 1}, {0xF5, 0x05, 1},
  647. {0xF6, 0x06, 1}, {0xF7, 0x07, 1}, {0xF8, 0x08, 1},
  648. {0x4E, 0x00, 2}, {0x0C, 0x04, 2}, {0x21, 0x61, 2}, {0x22, 0x68, 2},
  649. {0x23, 0x6F, 2}, {0x24, 0x76, 2}, {0x25, 0x7D, 2}, {0x26, 0x84, 2},
  650. {0x27, 0x8D, 2}, {0x4D, 0x08, 2}, {0x50, 0x05, 2}, {0x51, 0xF5, 2},
  651. {0x52, 0x04, 2}, {0x53, 0xA0, 2}, {0x54, 0x1F, 2}, {0x55, 0x23, 2},
  652. {0x56, 0x45, 2}, {0x57, 0x67, 2}, {0x58, 0x08, 2}, {0x59, 0x08, 2},
  653. {0x5A, 0x08, 2}, {0x5B, 0x08, 2}, {0x60, 0x08, 2}, {0x61, 0x08, 2},
  654. {0x62, 0x08, 2}, {0x63, 0x08, 2}, {0x64, 0xCF, 2},
  655. {0x5B, 0x40, 0}, {0x84, 0x88, 0}, {0x85, 0x24, 0}, {0x88, 0x54, 0},
  656. {0x8B, 0xB8, 0}, {0x8C, 0x07, 0}, {0x8D, 0x00, 0}, {0x94, 0x1B, 0},
  657. {0x95, 0x12, 0}, {0x96, 0x00, 0}, {0x97, 0x06, 0}, {0x9D, 0x1A, 0},
  658. {0x9F, 0x10, 0}, {0xB4, 0x22, 0}, {0xBE, 0x80, 0}, {0xDB, 0x00, 0},
  659. {0xEE, 0x00, 0}, {0x4C, 0x00, 2},
  660. {0x9F, 0x00, 3}, {0x8C, 0x01, 0}, {0x8D, 0x10, 0}, {0x8E, 0x08, 0},
  661. {0x8F, 0x00, 0}
  662. };
  663. static int rtl8187b_init_hw(struct ieee80211_hw *dev)
  664. {
  665. struct rtl8187_priv *priv = dev->priv;
  666. int res, i;
  667. u8 reg;
  668. rtl8187_set_anaparam(priv, true);
  669. /* Reset PLL sequence on 8187B. Realtek note: reduces power
  670. * consumption about 30 mA */
  671. rtl818x_iowrite8(priv, (u8 *)0xFF61, 0x10);
  672. reg = rtl818x_ioread8(priv, (u8 *)0xFF62);
  673. rtl818x_iowrite8(priv, (u8 *)0xFF62, reg & ~(1 << 5));
  674. rtl818x_iowrite8(priv, (u8 *)0xFF62, reg | (1 << 5));
  675. res = rtl8187_cmd_reset(dev);
  676. if (res)
  677. return res;
  678. rtl8187_set_anaparam(priv, true);
  679. /* BRSR (Basic Rate Set Register) on 8187B looks to be the same as
  680. * RESP_RATE on 8187L in Realtek sources: each bit should be each
  681. * one of the 12 rates, all are enabled */
  682. rtl818x_iowrite16(priv, (__le16 *)0xFF34, 0x0FFF);
  683. reg = rtl818x_ioread8(priv, &priv->map->CW_CONF);
  684. reg |= RTL818X_CW_CONF_PERPACKET_RETRY_SHIFT;
  685. rtl818x_iowrite8(priv, &priv->map->CW_CONF, reg);
  686. /* Auto Rate Fallback Register (ARFR): 1M-54M setting */
  687. rtl818x_iowrite16_idx(priv, (__le16 *)0xFFE0, 0x0FFF, 1);
  688. rtl818x_iowrite8_idx(priv, (u8 *)0xFFE2, 0x00, 1);
  689. rtl818x_iowrite16_idx(priv, (__le16 *)0xFFD4, 0xFFFF, 1);
  690. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
  691. RTL818X_EEPROM_CMD_CONFIG);
  692. reg = rtl818x_ioread8(priv, &priv->map->CONFIG1);
  693. rtl818x_iowrite8(priv, &priv->map->CONFIG1, (reg & 0x3F) | 0x80);
  694. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD,
  695. RTL818X_EEPROM_CMD_NORMAL);
  696. rtl818x_iowrite8(priv, &priv->map->WPA_CONF, 0);
  697. for (i = 0; i < ARRAY_SIZE(rtl8187b_reg_table); i++) {
  698. rtl818x_iowrite8_idx(priv,
  699. (u8 *)(uintptr_t)
  700. (rtl8187b_reg_table[i][0] | 0xFF00),
  701. rtl8187b_reg_table[i][1],
  702. rtl8187b_reg_table[i][2]);
  703. }
  704. rtl818x_iowrite16(priv, &priv->map->TID_AC_MAP, 0xFA50);
  705. rtl818x_iowrite16(priv, &priv->map->INT_MIG, 0);
  706. rtl818x_iowrite32_idx(priv, (__le32 *)0xFFF0, 0, 1);
  707. rtl818x_iowrite32_idx(priv, (__le32 *)0xFFF4, 0, 1);
  708. rtl818x_iowrite8_idx(priv, (u8 *)0xFFF8, 0, 1);
  709. rtl818x_iowrite32(priv, &priv->map->RF_TIMING, 0x00004001);
  710. /* RFSW_CTRL register */
  711. rtl818x_iowrite16_idx(priv, (__le16 *)0xFF72, 0x569A, 2);
  712. rtl818x_iowrite16(priv, &priv->map->RFPinsOutput, 0x0480);
  713. rtl818x_iowrite16(priv, &priv->map->RFPinsSelect, 0x2488);
  714. rtl818x_iowrite16(priv, &priv->map->RFPinsEnable, 0x1FFF);
  715. msleep(100);
  716. priv->rf->init(dev);
  717. reg = RTL818X_CMD_TX_ENABLE | RTL818X_CMD_RX_ENABLE;
  718. rtl818x_iowrite8(priv, &priv->map->CMD, reg);
  719. rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0xFFFF);
  720. rtl818x_iowrite8(priv, (u8 *)0xFE41, 0xF4);
  721. rtl818x_iowrite8(priv, (u8 *)0xFE40, 0x00);
  722. rtl818x_iowrite8(priv, (u8 *)0xFE42, 0x00);
  723. rtl818x_iowrite8(priv, (u8 *)0xFE42, 0x01);
  724. rtl818x_iowrite8(priv, (u8 *)0xFE40, 0x0F);
  725. rtl818x_iowrite8(priv, (u8 *)0xFE42, 0x00);
  726. rtl818x_iowrite8(priv, (u8 *)0xFE42, 0x01);
  727. reg = rtl818x_ioread8(priv, (u8 *)0xFFDB);
  728. rtl818x_iowrite8(priv, (u8 *)0xFFDB, reg | (1 << 2));
  729. rtl818x_iowrite16_idx(priv, (__le16 *)0xFF72, 0x59FA, 3);
  730. rtl818x_iowrite16_idx(priv, (__le16 *)0xFF74, 0x59D2, 3);
  731. rtl818x_iowrite16_idx(priv, (__le16 *)0xFF76, 0x59D2, 3);
  732. rtl818x_iowrite16_idx(priv, (__le16 *)0xFF78, 0x19FA, 3);
  733. rtl818x_iowrite16_idx(priv, (__le16 *)0xFF7A, 0x19FA, 3);
  734. rtl818x_iowrite16_idx(priv, (__le16 *)0xFF7C, 0x00D0, 3);
  735. rtl818x_iowrite8(priv, (u8 *)0xFF61, 0);
  736. rtl818x_iowrite8_idx(priv, (u8 *)0xFF80, 0x0F, 1);
  737. rtl818x_iowrite8_idx(priv, (u8 *)0xFF83, 0x03, 1);
  738. rtl818x_iowrite8(priv, (u8 *)0xFFDA, 0x10);
  739. rtl818x_iowrite8_idx(priv, (u8 *)0xFF4D, 0x08, 2);
  740. rtl818x_iowrite32(priv, &priv->map->HSSI_PARA, 0x0600321B);
  741. rtl818x_iowrite16_idx(priv, (__le16 *)0xFFEC, 0x0800, 1);
  742. priv->slot_time = 0x9;
  743. priv->aifsn[0] = 2; /* AIFSN[AC_VO] */
  744. priv->aifsn[1] = 2; /* AIFSN[AC_VI] */
  745. priv->aifsn[2] = 7; /* AIFSN[AC_BK] */
  746. priv->aifsn[3] = 3; /* AIFSN[AC_BE] */
  747. rtl818x_iowrite8(priv, &priv->map->ACM_CONTROL, 0);
  748. /* ENEDCA flag must always be set, transmit issues? */
  749. rtl818x_iowrite8(priv, &priv->map->MSR, RTL818X_MSR_ENEDCA);
  750. return 0;
  751. }
  752. static void rtl8187_work(struct work_struct *work)
  753. {
  754. /* The RTL8187 returns the retry count through register 0xFFFA. In
  755. * addition, it appears to be a cumulative retry count, not the
  756. * value for the current TX packet. When multiple TX entries are
  757. * waiting in the queue, the retry count will be the total for all.
  758. * The "error" may matter for purposes of rate setting, but there is
  759. * no other choice with this hardware.
  760. */
  761. struct rtl8187_priv *priv = container_of(work, struct rtl8187_priv,
  762. work.work);
  763. struct ieee80211_tx_info *info;
  764. struct ieee80211_hw *dev = priv->dev;
  765. static u16 retry;
  766. u16 tmp;
  767. u16 avg_retry;
  768. int length;
  769. mutex_lock(&priv->conf_mutex);
  770. tmp = rtl818x_ioread16(priv, (__le16 *)0xFFFA);
  771. length = skb_queue_len(&priv->b_tx_status.queue);
  772. if (unlikely(!length))
  773. length = 1;
  774. if (unlikely(tmp < retry))
  775. tmp = retry;
  776. avg_retry = (tmp - retry) / length;
  777. while (skb_queue_len(&priv->b_tx_status.queue) > 0) {
  778. struct sk_buff *old_skb;
  779. old_skb = skb_dequeue(&priv->b_tx_status.queue);
  780. info = IEEE80211_SKB_CB(old_skb);
  781. info->status.rates[0].count = avg_retry + 1;
  782. if (info->status.rates[0].count > RETRY_COUNT)
  783. info->flags &= ~IEEE80211_TX_STAT_ACK;
  784. ieee80211_tx_status_irqsafe(dev, old_skb);
  785. }
  786. retry = tmp;
  787. mutex_unlock(&priv->conf_mutex);
  788. }
  789. static int rtl8187_start(struct ieee80211_hw *dev)
  790. {
  791. struct rtl8187_priv *priv = dev->priv;
  792. u32 reg;
  793. int ret;
  794. mutex_lock(&priv->conf_mutex);
  795. ret = (!priv->is_rtl8187b) ? rtl8187_init_hw(dev) :
  796. rtl8187b_init_hw(dev);
  797. if (ret)
  798. goto rtl8187_start_exit;
  799. init_usb_anchor(&priv->anchored);
  800. priv->dev = dev;
  801. if (priv->is_rtl8187b) {
  802. reg = RTL818X_RX_CONF_MGMT |
  803. RTL818X_RX_CONF_DATA |
  804. RTL818X_RX_CONF_BROADCAST |
  805. RTL818X_RX_CONF_NICMAC |
  806. RTL818X_RX_CONF_BSSID |
  807. (7 << 13 /* RX FIFO threshold NONE */) |
  808. (7 << 10 /* MAX RX DMA */) |
  809. RTL818X_RX_CONF_RX_AUTORESETPHY |
  810. RTL818X_RX_CONF_ONLYERLPKT |
  811. RTL818X_RX_CONF_MULTICAST;
  812. priv->rx_conf = reg;
  813. rtl818x_iowrite32(priv, &priv->map->RX_CONF, reg);
  814. reg = rtl818x_ioread8(priv, &priv->map->TX_AGC_CTL);
  815. reg &= ~RTL818X_TX_AGC_CTL_PERPACKET_GAIN_SHIFT;
  816. reg &= ~RTL818X_TX_AGC_CTL_PERPACKET_ANTSEL_SHIFT;
  817. reg &= ~RTL818X_TX_AGC_CTL_FEEDBACK_ANT;
  818. rtl818x_iowrite8(priv, &priv->map->TX_AGC_CTL, reg);
  819. rtl818x_iowrite32(priv, &priv->map->TX_CONF,
  820. RTL818X_TX_CONF_HW_SEQNUM |
  821. RTL818X_TX_CONF_DISREQQSIZE |
  822. (RETRY_COUNT << 8 /* short retry limit */) |
  823. (RETRY_COUNT << 0 /* long retry limit */) |
  824. (7 << 21 /* MAX TX DMA */));
  825. rtl8187_init_urbs(dev);
  826. rtl8187b_init_status_urb(dev);
  827. goto rtl8187_start_exit;
  828. }
  829. rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0xFFFF);
  830. rtl818x_iowrite32(priv, &priv->map->MAR[0], ~0);
  831. rtl818x_iowrite32(priv, &priv->map->MAR[1], ~0);
  832. rtl8187_init_urbs(dev);
  833. reg = RTL818X_RX_CONF_ONLYERLPKT |
  834. RTL818X_RX_CONF_RX_AUTORESETPHY |
  835. RTL818X_RX_CONF_BSSID |
  836. RTL818X_RX_CONF_MGMT |
  837. RTL818X_RX_CONF_DATA |
  838. (7 << 13 /* RX FIFO threshold NONE */) |
  839. (7 << 10 /* MAX RX DMA */) |
  840. RTL818X_RX_CONF_BROADCAST |
  841. RTL818X_RX_CONF_NICMAC;
  842. priv->rx_conf = reg;
  843. rtl818x_iowrite32(priv, &priv->map->RX_CONF, reg);
  844. reg = rtl818x_ioread8(priv, &priv->map->CW_CONF);
  845. reg &= ~RTL818X_CW_CONF_PERPACKET_CW_SHIFT;
  846. reg |= RTL818X_CW_CONF_PERPACKET_RETRY_SHIFT;
  847. rtl818x_iowrite8(priv, &priv->map->CW_CONF, reg);
  848. reg = rtl818x_ioread8(priv, &priv->map->TX_AGC_CTL);
  849. reg &= ~RTL818X_TX_AGC_CTL_PERPACKET_GAIN_SHIFT;
  850. reg &= ~RTL818X_TX_AGC_CTL_PERPACKET_ANTSEL_SHIFT;
  851. reg &= ~RTL818X_TX_AGC_CTL_FEEDBACK_ANT;
  852. rtl818x_iowrite8(priv, &priv->map->TX_AGC_CTL, reg);
  853. reg = RTL818X_TX_CONF_CW_MIN |
  854. (7 << 21 /* MAX TX DMA */) |
  855. RTL818X_TX_CONF_NO_ICV;
  856. rtl818x_iowrite32(priv, &priv->map->TX_CONF, reg);
  857. reg = rtl818x_ioread8(priv, &priv->map->CMD);
  858. reg |= RTL818X_CMD_TX_ENABLE;
  859. reg |= RTL818X_CMD_RX_ENABLE;
  860. rtl818x_iowrite8(priv, &priv->map->CMD, reg);
  861. INIT_DELAYED_WORK(&priv->work, rtl8187_work);
  862. rtl8187_start_exit:
  863. mutex_unlock(&priv->conf_mutex);
  864. return ret;
  865. }
  866. static void rtl8187_stop(struct ieee80211_hw *dev)
  867. {
  868. struct rtl8187_priv *priv = dev->priv;
  869. struct sk_buff *skb;
  870. u32 reg;
  871. mutex_lock(&priv->conf_mutex);
  872. rtl818x_iowrite16(priv, &priv->map->INT_MASK, 0);
  873. reg = rtl818x_ioread8(priv, &priv->map->CMD);
  874. reg &= ~RTL818X_CMD_TX_ENABLE;
  875. reg &= ~RTL818X_CMD_RX_ENABLE;
  876. rtl818x_iowrite8(priv, &priv->map->CMD, reg);
  877. priv->rf->stop(dev);
  878. rtl8187_set_anaparam(priv, false);
  879. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  880. reg = rtl818x_ioread8(priv, &priv->map->CONFIG4);
  881. rtl818x_iowrite8(priv, &priv->map->CONFIG4, reg | RTL818X_CONFIG4_VCOOFF);
  882. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  883. while ((skb = skb_dequeue(&priv->b_tx_status.queue)))
  884. dev_kfree_skb_any(skb);
  885. usb_kill_anchored_urbs(&priv->anchored);
  886. mutex_unlock(&priv->conf_mutex);
  887. if (!priv->is_rtl8187b)
  888. cancel_delayed_work_sync(&priv->work);
  889. }
  890. static u64 rtl8187_get_tsf(struct ieee80211_hw *dev, struct ieee80211_vif *vif)
  891. {
  892. struct rtl8187_priv *priv = dev->priv;
  893. return rtl818x_ioread32(priv, &priv->map->TSFT[0]) |
  894. (u64)(rtl818x_ioread32(priv, &priv->map->TSFT[1])) << 32;
  895. }
  896. static void rtl8187_beacon_work(struct work_struct *work)
  897. {
  898. struct rtl8187_vif *vif_priv =
  899. container_of(work, struct rtl8187_vif, beacon_work.work);
  900. struct ieee80211_vif *vif =
  901. container_of((void *)vif_priv, struct ieee80211_vif, drv_priv);
  902. struct ieee80211_hw *dev = vif_priv->dev;
  903. struct ieee80211_mgmt *mgmt;
  904. struct sk_buff *skb;
  905. /* don't overflow the tx ring */
  906. if (ieee80211_queue_stopped(dev, 0))
  907. goto resched;
  908. /* grab a fresh beacon */
  909. skb = ieee80211_beacon_get(dev, vif);
  910. if (!skb)
  911. goto resched;
  912. /*
  913. * update beacon timestamp w/ TSF value
  914. * TODO: make hardware update beacon timestamp
  915. */
  916. mgmt = (struct ieee80211_mgmt *)skb->data;
  917. mgmt->u.beacon.timestamp = cpu_to_le64(rtl8187_get_tsf(dev, vif));
  918. /* TODO: use actual beacon queue */
  919. skb_set_queue_mapping(skb, 0);
  920. rtl8187_tx(dev, skb);
  921. resched:
  922. /*
  923. * schedule next beacon
  924. * TODO: use hardware support for beacon timing
  925. */
  926. schedule_delayed_work(&vif_priv->beacon_work,
  927. usecs_to_jiffies(1024 * vif->bss_conf.beacon_int));
  928. }
  929. static int rtl8187_add_interface(struct ieee80211_hw *dev,
  930. struct ieee80211_vif *vif)
  931. {
  932. struct rtl8187_priv *priv = dev->priv;
  933. struct rtl8187_vif *vif_priv;
  934. int i;
  935. int ret = -EOPNOTSUPP;
  936. mutex_lock(&priv->conf_mutex);
  937. if (priv->vif)
  938. goto exit;
  939. switch (vif->type) {
  940. case NL80211_IFTYPE_STATION:
  941. case NL80211_IFTYPE_ADHOC:
  942. break;
  943. default:
  944. goto exit;
  945. }
  946. ret = 0;
  947. priv->vif = vif;
  948. /* Initialize driver private area */
  949. vif_priv = (struct rtl8187_vif *)&vif->drv_priv;
  950. vif_priv->dev = dev;
  951. INIT_DELAYED_WORK(&vif_priv->beacon_work, rtl8187_beacon_work);
  952. vif_priv->enable_beacon = false;
  953. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  954. for (i = 0; i < ETH_ALEN; i++)
  955. rtl818x_iowrite8(priv, &priv->map->MAC[i],
  956. ((u8 *)vif->addr)[i]);
  957. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  958. exit:
  959. mutex_unlock(&priv->conf_mutex);
  960. return ret;
  961. }
  962. static void rtl8187_remove_interface(struct ieee80211_hw *dev,
  963. struct ieee80211_vif *vif)
  964. {
  965. struct rtl8187_priv *priv = dev->priv;
  966. mutex_lock(&priv->conf_mutex);
  967. priv->vif = NULL;
  968. mutex_unlock(&priv->conf_mutex);
  969. }
  970. static int rtl8187_config(struct ieee80211_hw *dev, u32 changed)
  971. {
  972. struct rtl8187_priv *priv = dev->priv;
  973. struct ieee80211_conf *conf = &dev->conf;
  974. u32 reg;
  975. mutex_lock(&priv->conf_mutex);
  976. reg = rtl818x_ioread32(priv, &priv->map->TX_CONF);
  977. /* Enable TX loopback on MAC level to avoid TX during channel
  978. * changes, as this has be seen to causes problems and the
  979. * card will stop work until next reset
  980. */
  981. rtl818x_iowrite32(priv, &priv->map->TX_CONF,
  982. reg | RTL818X_TX_CONF_LOOPBACK_MAC);
  983. priv->rf->set_chan(dev, conf);
  984. msleep(10);
  985. rtl818x_iowrite32(priv, &priv->map->TX_CONF, reg);
  986. rtl818x_iowrite16(priv, &priv->map->ATIM_WND, 2);
  987. rtl818x_iowrite16(priv, &priv->map->ATIMTR_INTERVAL, 100);
  988. rtl818x_iowrite16(priv, &priv->map->BEACON_INTERVAL, 100);
  989. rtl818x_iowrite16(priv, &priv->map->BEACON_INTERVAL_TIME, 100);
  990. mutex_unlock(&priv->conf_mutex);
  991. return 0;
  992. }
  993. /*
  994. * With 8187B, AC_*_PARAM clashes with FEMR definition in struct rtl818x_csr for
  995. * example. Thus we have to use raw values for AC_*_PARAM register addresses.
  996. */
  997. static __le32 *rtl8187b_ac_addr[4] = {
  998. (__le32 *) 0xFFF0, /* AC_VO */
  999. (__le32 *) 0xFFF4, /* AC_VI */
  1000. (__le32 *) 0xFFFC, /* AC_BK */
  1001. (__le32 *) 0xFFF8, /* AC_BE */
  1002. };
  1003. #define SIFS_TIME 0xa
  1004. static void rtl8187_conf_erp(struct rtl8187_priv *priv, bool use_short_slot,
  1005. bool use_short_preamble)
  1006. {
  1007. if (priv->is_rtl8187b) {
  1008. u8 difs, eifs;
  1009. u16 ack_timeout;
  1010. int queue;
  1011. if (use_short_slot) {
  1012. priv->slot_time = 0x9;
  1013. difs = 0x1c;
  1014. eifs = 0x53;
  1015. } else {
  1016. priv->slot_time = 0x14;
  1017. difs = 0x32;
  1018. eifs = 0x5b;
  1019. }
  1020. rtl818x_iowrite8(priv, &priv->map->SIFS, 0x22);
  1021. rtl818x_iowrite8(priv, &priv->map->SLOT, priv->slot_time);
  1022. rtl818x_iowrite8(priv, &priv->map->DIFS, difs);
  1023. /*
  1024. * BRSR+1 on 8187B is in fact EIFS register
  1025. * Value in units of 4 us
  1026. */
  1027. rtl818x_iowrite8(priv, (u8 *)&priv->map->BRSR + 1, eifs);
  1028. /*
  1029. * For 8187B, CARRIER_SENSE_COUNTER is in fact ack timeout
  1030. * register. In units of 4 us like eifs register
  1031. * ack_timeout = ack duration + plcp + difs + preamble
  1032. */
  1033. ack_timeout = 112 + 48 + difs;
  1034. if (use_short_preamble)
  1035. ack_timeout += 72;
  1036. else
  1037. ack_timeout += 144;
  1038. rtl818x_iowrite8(priv, &priv->map->CARRIER_SENSE_COUNTER,
  1039. DIV_ROUND_UP(ack_timeout, 4));
  1040. for (queue = 0; queue < 4; queue++)
  1041. rtl818x_iowrite8(priv, (u8 *) rtl8187b_ac_addr[queue],
  1042. priv->aifsn[queue] * priv->slot_time +
  1043. SIFS_TIME);
  1044. } else {
  1045. rtl818x_iowrite8(priv, &priv->map->SIFS, 0x22);
  1046. if (use_short_slot) {
  1047. rtl818x_iowrite8(priv, &priv->map->SLOT, 0x9);
  1048. rtl818x_iowrite8(priv, &priv->map->DIFS, 0x14);
  1049. rtl818x_iowrite8(priv, &priv->map->EIFS, 91 - 0x14);
  1050. } else {
  1051. rtl818x_iowrite8(priv, &priv->map->SLOT, 0x14);
  1052. rtl818x_iowrite8(priv, &priv->map->DIFS, 0x24);
  1053. rtl818x_iowrite8(priv, &priv->map->EIFS, 91 - 0x24);
  1054. }
  1055. }
  1056. }
  1057. static void rtl8187_bss_info_changed(struct ieee80211_hw *dev,
  1058. struct ieee80211_vif *vif,
  1059. struct ieee80211_bss_conf *info,
  1060. u32 changed)
  1061. {
  1062. struct rtl8187_priv *priv = dev->priv;
  1063. struct rtl8187_vif *vif_priv;
  1064. int i;
  1065. u8 reg;
  1066. vif_priv = (struct rtl8187_vif *)&vif->drv_priv;
  1067. if (changed & BSS_CHANGED_BSSID) {
  1068. mutex_lock(&priv->conf_mutex);
  1069. for (i = 0; i < ETH_ALEN; i++)
  1070. rtl818x_iowrite8(priv, &priv->map->BSSID[i],
  1071. info->bssid[i]);
  1072. if (priv->is_rtl8187b)
  1073. reg = RTL818X_MSR_ENEDCA;
  1074. else
  1075. reg = 0;
  1076. if (is_valid_ether_addr(info->bssid)) {
  1077. if (vif->type == NL80211_IFTYPE_ADHOC)
  1078. reg |= RTL818X_MSR_ADHOC;
  1079. else
  1080. reg |= RTL818X_MSR_INFRA;
  1081. }
  1082. else
  1083. reg |= RTL818X_MSR_NO_LINK;
  1084. rtl818x_iowrite8(priv, &priv->map->MSR, reg);
  1085. mutex_unlock(&priv->conf_mutex);
  1086. }
  1087. if (changed & (BSS_CHANGED_ERP_SLOT | BSS_CHANGED_ERP_PREAMBLE))
  1088. rtl8187_conf_erp(priv, info->use_short_slot,
  1089. info->use_short_preamble);
  1090. if (changed & BSS_CHANGED_BEACON_ENABLED)
  1091. vif_priv->enable_beacon = info->enable_beacon;
  1092. if (changed & (BSS_CHANGED_BEACON_ENABLED | BSS_CHANGED_BEACON)) {
  1093. cancel_delayed_work_sync(&vif_priv->beacon_work);
  1094. if (vif_priv->enable_beacon)
  1095. schedule_work(&vif_priv->beacon_work.work);
  1096. }
  1097. }
  1098. static u64 rtl8187_prepare_multicast(struct ieee80211_hw *dev,
  1099. struct netdev_hw_addr_list *mc_list)
  1100. {
  1101. return netdev_hw_addr_list_count(mc_list);
  1102. }
  1103. static void rtl8187_configure_filter(struct ieee80211_hw *dev,
  1104. unsigned int changed_flags,
  1105. unsigned int *total_flags,
  1106. u64 multicast)
  1107. {
  1108. struct rtl8187_priv *priv = dev->priv;
  1109. if (changed_flags & FIF_FCSFAIL)
  1110. priv->rx_conf ^= RTL818X_RX_CONF_FCS;
  1111. if (changed_flags & FIF_CONTROL)
  1112. priv->rx_conf ^= RTL818X_RX_CONF_CTRL;
  1113. if (changed_flags & FIF_OTHER_BSS)
  1114. priv->rx_conf ^= RTL818X_RX_CONF_MONITOR;
  1115. if (*total_flags & FIF_ALLMULTI || multicast > 0)
  1116. priv->rx_conf |= RTL818X_RX_CONF_MULTICAST;
  1117. else
  1118. priv->rx_conf &= ~RTL818X_RX_CONF_MULTICAST;
  1119. *total_flags = 0;
  1120. if (priv->rx_conf & RTL818X_RX_CONF_FCS)
  1121. *total_flags |= FIF_FCSFAIL;
  1122. if (priv->rx_conf & RTL818X_RX_CONF_CTRL)
  1123. *total_flags |= FIF_CONTROL;
  1124. if (priv->rx_conf & RTL818X_RX_CONF_MONITOR)
  1125. *total_flags |= FIF_OTHER_BSS;
  1126. if (priv->rx_conf & RTL818X_RX_CONF_MULTICAST)
  1127. *total_flags |= FIF_ALLMULTI;
  1128. rtl818x_iowrite32_async(priv, &priv->map->RX_CONF, priv->rx_conf);
  1129. }
  1130. static int rtl8187_conf_tx(struct ieee80211_hw *dev,
  1131. struct ieee80211_vif *vif, u16 queue,
  1132. const struct ieee80211_tx_queue_params *params)
  1133. {
  1134. struct rtl8187_priv *priv = dev->priv;
  1135. u8 cw_min, cw_max;
  1136. if (queue > 3)
  1137. return -EINVAL;
  1138. cw_min = fls(params->cw_min);
  1139. cw_max = fls(params->cw_max);
  1140. if (priv->is_rtl8187b) {
  1141. priv->aifsn[queue] = params->aifs;
  1142. /*
  1143. * This is the structure of AC_*_PARAM registers in 8187B:
  1144. * - TXOP limit field, bit offset = 16
  1145. * - ECWmax, bit offset = 12
  1146. * - ECWmin, bit offset = 8
  1147. * - AIFS, bit offset = 0
  1148. */
  1149. rtl818x_iowrite32(priv, rtl8187b_ac_addr[queue],
  1150. (params->txop << 16) | (cw_max << 12) |
  1151. (cw_min << 8) | (params->aifs *
  1152. priv->slot_time + SIFS_TIME));
  1153. } else {
  1154. if (queue != 0)
  1155. return -EINVAL;
  1156. rtl818x_iowrite8(priv, &priv->map->CW_VAL,
  1157. cw_min | (cw_max << 4));
  1158. }
  1159. return 0;
  1160. }
  1161. static const struct ieee80211_ops rtl8187_ops = {
  1162. .tx = rtl8187_tx,
  1163. .start = rtl8187_start,
  1164. .stop = rtl8187_stop,
  1165. .add_interface = rtl8187_add_interface,
  1166. .remove_interface = rtl8187_remove_interface,
  1167. .config = rtl8187_config,
  1168. .bss_info_changed = rtl8187_bss_info_changed,
  1169. .prepare_multicast = rtl8187_prepare_multicast,
  1170. .configure_filter = rtl8187_configure_filter,
  1171. .conf_tx = rtl8187_conf_tx,
  1172. .rfkill_poll = rtl8187_rfkill_poll,
  1173. .get_tsf = rtl8187_get_tsf,
  1174. };
  1175. static void rtl8187_eeprom_register_read(struct eeprom_93cx6 *eeprom)
  1176. {
  1177. struct ieee80211_hw *dev = eeprom->data;
  1178. struct rtl8187_priv *priv = dev->priv;
  1179. u8 reg = rtl818x_ioread8(priv, &priv->map->EEPROM_CMD);
  1180. eeprom->reg_data_in = reg & RTL818X_EEPROM_CMD_WRITE;
  1181. eeprom->reg_data_out = reg & RTL818X_EEPROM_CMD_READ;
  1182. eeprom->reg_data_clock = reg & RTL818X_EEPROM_CMD_CK;
  1183. eeprom->reg_chip_select = reg & RTL818X_EEPROM_CMD_CS;
  1184. }
  1185. static void rtl8187_eeprom_register_write(struct eeprom_93cx6 *eeprom)
  1186. {
  1187. struct ieee80211_hw *dev = eeprom->data;
  1188. struct rtl8187_priv *priv = dev->priv;
  1189. u8 reg = RTL818X_EEPROM_CMD_PROGRAM;
  1190. if (eeprom->reg_data_in)
  1191. reg |= RTL818X_EEPROM_CMD_WRITE;
  1192. if (eeprom->reg_data_out)
  1193. reg |= RTL818X_EEPROM_CMD_READ;
  1194. if (eeprom->reg_data_clock)
  1195. reg |= RTL818X_EEPROM_CMD_CK;
  1196. if (eeprom->reg_chip_select)
  1197. reg |= RTL818X_EEPROM_CMD_CS;
  1198. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, reg);
  1199. udelay(10);
  1200. }
  1201. static int __devinit rtl8187_probe(struct usb_interface *intf,
  1202. const struct usb_device_id *id)
  1203. {
  1204. struct usb_device *udev = interface_to_usbdev(intf);
  1205. struct ieee80211_hw *dev;
  1206. struct rtl8187_priv *priv;
  1207. struct eeprom_93cx6 eeprom;
  1208. struct ieee80211_channel *channel;
  1209. const char *chip_name;
  1210. u16 txpwr, reg;
  1211. u16 product_id = le16_to_cpu(udev->descriptor.idProduct);
  1212. int err, i;
  1213. u8 mac_addr[ETH_ALEN];
  1214. dev = ieee80211_alloc_hw(sizeof(*priv), &rtl8187_ops);
  1215. if (!dev) {
  1216. printk(KERN_ERR "rtl8187: ieee80211 alloc failed\n");
  1217. return -ENOMEM;
  1218. }
  1219. priv = dev->priv;
  1220. priv->is_rtl8187b = (id->driver_info == DEVICE_RTL8187B);
  1221. /* allocate "DMA aware" buffer for register accesses */
  1222. priv->io_dmabuf = kmalloc(sizeof(*priv->io_dmabuf), GFP_KERNEL);
  1223. if (!priv->io_dmabuf) {
  1224. err = -ENOMEM;
  1225. goto err_free_dev;
  1226. }
  1227. mutex_init(&priv->io_mutex);
  1228. SET_IEEE80211_DEV(dev, &intf->dev);
  1229. usb_set_intfdata(intf, dev);
  1230. priv->udev = udev;
  1231. usb_get_dev(udev);
  1232. skb_queue_head_init(&priv->rx_queue);
  1233. BUILD_BUG_ON(sizeof(priv->channels) != sizeof(rtl818x_channels));
  1234. BUILD_BUG_ON(sizeof(priv->rates) != sizeof(rtl818x_rates));
  1235. memcpy(priv->channels, rtl818x_channels, sizeof(rtl818x_channels));
  1236. memcpy(priv->rates, rtl818x_rates, sizeof(rtl818x_rates));
  1237. priv->map = (struct rtl818x_csr *)0xFF00;
  1238. priv->band.band = IEEE80211_BAND_2GHZ;
  1239. priv->band.channels = priv->channels;
  1240. priv->band.n_channels = ARRAY_SIZE(rtl818x_channels);
  1241. priv->band.bitrates = priv->rates;
  1242. priv->band.n_bitrates = ARRAY_SIZE(rtl818x_rates);
  1243. dev->wiphy->bands[IEEE80211_BAND_2GHZ] = &priv->band;
  1244. dev->flags = IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING |
  1245. IEEE80211_HW_SIGNAL_DBM |
  1246. IEEE80211_HW_RX_INCLUDES_FCS;
  1247. /* Initialize rate-control variables */
  1248. dev->max_rates = 1;
  1249. dev->max_rate_tries = RETRY_COUNT;
  1250. eeprom.data = dev;
  1251. eeprom.register_read = rtl8187_eeprom_register_read;
  1252. eeprom.register_write = rtl8187_eeprom_register_write;
  1253. if (rtl818x_ioread32(priv, &priv->map->RX_CONF) & (1 << 6))
  1254. eeprom.width = PCI_EEPROM_WIDTH_93C66;
  1255. else
  1256. eeprom.width = PCI_EEPROM_WIDTH_93C46;
  1257. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_CONFIG);
  1258. udelay(10);
  1259. eeprom_93cx6_multiread(&eeprom, RTL8187_EEPROM_MAC_ADDR,
  1260. (__le16 __force *)mac_addr, 3);
  1261. if (!is_valid_ether_addr(mac_addr)) {
  1262. printk(KERN_WARNING "rtl8187: Invalid hwaddr! Using randomly "
  1263. "generated MAC address\n");
  1264. random_ether_addr(mac_addr);
  1265. }
  1266. SET_IEEE80211_PERM_ADDR(dev, mac_addr);
  1267. channel = priv->channels;
  1268. for (i = 0; i < 3; i++) {
  1269. eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_CHAN_1 + i,
  1270. &txpwr);
  1271. (*channel++).hw_value = txpwr & 0xFF;
  1272. (*channel++).hw_value = txpwr >> 8;
  1273. }
  1274. for (i = 0; i < 2; i++) {
  1275. eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_CHAN_4 + i,
  1276. &txpwr);
  1277. (*channel++).hw_value = txpwr & 0xFF;
  1278. (*channel++).hw_value = txpwr >> 8;
  1279. }
  1280. eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_BASE,
  1281. &priv->txpwr_base);
  1282. reg = rtl818x_ioread8(priv, &priv->map->PGSELECT) & ~1;
  1283. rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg | 1);
  1284. /* 0 means asic B-cut, we should use SW 3 wire
  1285. * bit-by-bit banging for radio. 1 means we can use
  1286. * USB specific request to write radio registers */
  1287. priv->asic_rev = rtl818x_ioread8(priv, (u8 *)0xFFFE) & 0x3;
  1288. rtl818x_iowrite8(priv, &priv->map->PGSELECT, reg);
  1289. rtl818x_iowrite8(priv, &priv->map->EEPROM_CMD, RTL818X_EEPROM_CMD_NORMAL);
  1290. if (!priv->is_rtl8187b) {
  1291. u32 reg32;
  1292. reg32 = rtl818x_ioread32(priv, &priv->map->TX_CONF);
  1293. reg32 &= RTL818X_TX_CONF_HWVER_MASK;
  1294. switch (reg32) {
  1295. case RTL818X_TX_CONF_R8187vD_B:
  1296. /* Some RTL8187B devices have a USB ID of 0x8187
  1297. * detect them here */
  1298. chip_name = "RTL8187BvB(early)";
  1299. priv->is_rtl8187b = 1;
  1300. priv->hw_rev = RTL8187BvB;
  1301. break;
  1302. case RTL818X_TX_CONF_R8187vD:
  1303. chip_name = "RTL8187vD";
  1304. break;
  1305. default:
  1306. chip_name = "RTL8187vB (default)";
  1307. }
  1308. } else {
  1309. /*
  1310. * Force USB request to write radio registers for 8187B, Realtek
  1311. * only uses it in their sources
  1312. */
  1313. /*if (priv->asic_rev == 0) {
  1314. printk(KERN_WARNING "rtl8187: Forcing use of USB "
  1315. "requests to write to radio registers\n");
  1316. priv->asic_rev = 1;
  1317. }*/
  1318. switch (rtl818x_ioread8(priv, (u8 *)0xFFE1)) {
  1319. case RTL818X_R8187B_B:
  1320. chip_name = "RTL8187BvB";
  1321. priv->hw_rev = RTL8187BvB;
  1322. break;
  1323. case RTL818X_R8187B_D:
  1324. chip_name = "RTL8187BvD";
  1325. priv->hw_rev = RTL8187BvD;
  1326. break;
  1327. case RTL818X_R8187B_E:
  1328. chip_name = "RTL8187BvE";
  1329. priv->hw_rev = RTL8187BvE;
  1330. break;
  1331. default:
  1332. chip_name = "RTL8187BvB (default)";
  1333. priv->hw_rev = RTL8187BvB;
  1334. }
  1335. }
  1336. if (!priv->is_rtl8187b) {
  1337. for (i = 0; i < 2; i++) {
  1338. eeprom_93cx6_read(&eeprom,
  1339. RTL8187_EEPROM_TXPWR_CHAN_6 + i,
  1340. &txpwr);
  1341. (*channel++).hw_value = txpwr & 0xFF;
  1342. (*channel++).hw_value = txpwr >> 8;
  1343. }
  1344. } else {
  1345. eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_TXPWR_CHAN_6,
  1346. &txpwr);
  1347. (*channel++).hw_value = txpwr & 0xFF;
  1348. eeprom_93cx6_read(&eeprom, 0x0A, &txpwr);
  1349. (*channel++).hw_value = txpwr & 0xFF;
  1350. eeprom_93cx6_read(&eeprom, 0x1C, &txpwr);
  1351. (*channel++).hw_value = txpwr & 0xFF;
  1352. (*channel++).hw_value = txpwr >> 8;
  1353. }
  1354. /* Handle the differing rfkill GPIO bit in different models */
  1355. priv->rfkill_mask = RFKILL_MASK_8187_89_97;
  1356. if (product_id == 0x8197 || product_id == 0x8198) {
  1357. eeprom_93cx6_read(&eeprom, RTL8187_EEPROM_SELECT_GPIO, &reg);
  1358. if (reg & 0xFF00)
  1359. priv->rfkill_mask = RFKILL_MASK_8198;
  1360. }
  1361. dev->vif_data_size = sizeof(struct rtl8187_vif);
  1362. dev->wiphy->interface_modes = BIT(NL80211_IFTYPE_STATION) |
  1363. BIT(NL80211_IFTYPE_ADHOC) ;
  1364. if ((id->driver_info == DEVICE_RTL8187) && priv->is_rtl8187b)
  1365. printk(KERN_INFO "rtl8187: inconsistency between id with OEM"
  1366. " info!\n");
  1367. priv->rf = rtl8187_detect_rf(dev);
  1368. dev->extra_tx_headroom = (!priv->is_rtl8187b) ?
  1369. sizeof(struct rtl8187_tx_hdr) :
  1370. sizeof(struct rtl8187b_tx_hdr);
  1371. if (!priv->is_rtl8187b)
  1372. dev->queues = 1;
  1373. else
  1374. dev->queues = 4;
  1375. err = ieee80211_register_hw(dev);
  1376. if (err) {
  1377. printk(KERN_ERR "rtl8187: Cannot register device\n");
  1378. goto err_free_dmabuf;
  1379. }
  1380. mutex_init(&priv->conf_mutex);
  1381. skb_queue_head_init(&priv->b_tx_status.queue);
  1382. wiphy_info(dev->wiphy, "hwaddr %pM, %s V%d + %s, rfkill mask %d\n",
  1383. mac_addr, chip_name, priv->asic_rev, priv->rf->name,
  1384. priv->rfkill_mask);
  1385. #ifdef CONFIG_RTL8187_LEDS
  1386. eeprom_93cx6_read(&eeprom, 0x3F, &reg);
  1387. reg &= 0xFF;
  1388. rtl8187_leds_init(dev, reg);
  1389. #endif
  1390. rtl8187_rfkill_init(dev);
  1391. return 0;
  1392. err_free_dmabuf:
  1393. kfree(priv->io_dmabuf);
  1394. err_free_dev:
  1395. ieee80211_free_hw(dev);
  1396. usb_set_intfdata(intf, NULL);
  1397. usb_put_dev(udev);
  1398. return err;
  1399. }
  1400. static void __devexit rtl8187_disconnect(struct usb_interface *intf)
  1401. {
  1402. struct ieee80211_hw *dev = usb_get_intfdata(intf);
  1403. struct rtl8187_priv *priv;
  1404. if (!dev)
  1405. return;
  1406. #ifdef CONFIG_RTL8187_LEDS
  1407. rtl8187_leds_exit(dev);
  1408. #endif
  1409. rtl8187_rfkill_exit(dev);
  1410. ieee80211_unregister_hw(dev);
  1411. priv = dev->priv;
  1412. usb_reset_device(priv->udev);
  1413. usb_put_dev(interface_to_usbdev(intf));
  1414. kfree(priv->io_dmabuf);
  1415. ieee80211_free_hw(dev);
  1416. }
  1417. static struct usb_driver rtl8187_driver = {
  1418. .name = KBUILD_MODNAME,
  1419. .id_table = rtl8187_table,
  1420. .probe = rtl8187_probe,
  1421. .disconnect = __devexit_p(rtl8187_disconnect),
  1422. .disable_hub_initiated_lpm = 1,
  1423. };
  1424. module_usb_driver(rtl8187_driver);