board-seaboard-pinmux.c 9.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197
  1. /*
  2. * Copyright (C) 2010-2012 NVIDIA Corporation
  3. * Copyright (C) 2011 Google, Inc.
  4. *
  5. * This software is licensed under the terms of the GNU General Public
  6. * License version 2, as published by the Free Software Foundation, and
  7. * may be copied, distributed, and modified under those terms.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. */
  15. #include <linux/kernel.h>
  16. #include "board-seaboard.h"
  17. #include "board-pinmux.h"
  18. static unsigned long seaboard_pincfg_drive_sdio1[] = {
  19. TEGRA_PINCONF_PACK(TEGRA_PINCONF_PARAM_HIGH_SPEED_MODE, 0),
  20. TEGRA_PINCONF_PACK(TEGRA_PINCONF_PARAM_SCHMITT, 0),
  21. TEGRA_PINCONF_PACK(TEGRA_PINCONF_PARAM_LOW_POWER_MODE, 3),
  22. TEGRA_PINCONF_PACK(TEGRA_PINCONF_PARAM_DRIVE_DOWN_STRENGTH, 31),
  23. TEGRA_PINCONF_PACK(TEGRA_PINCONF_PARAM_DRIVE_UP_STRENGTH, 31),
  24. TEGRA_PINCONF_PACK(TEGRA_PINCONF_PARAM_SLEW_RATE_FALLING, 3),
  25. TEGRA_PINCONF_PACK(TEGRA_PINCONF_PARAM_SLEW_RATE_RISING, 3),
  26. };
  27. static struct pinctrl_map common_map[] = {
  28. TEGRA_MAP_MUXCONF("ata", "ide", none, driven),
  29. TEGRA_MAP_MUXCONF("atb", "sdio4", none, driven),
  30. TEGRA_MAP_MUXCONF("atc", "nand", none, driven),
  31. TEGRA_MAP_MUXCONF("atd", "gmi", none, driven),
  32. TEGRA_MAP_MUXCONF("ate", "gmi", none, tristate),
  33. TEGRA_MAP_MUXCONF("cdev1", "plla_out", none, driven),
  34. TEGRA_MAP_MUXCONF("cdev2", "pllp_out4", none, driven),
  35. TEGRA_MAP_MUXCONF("crtp", "crt", up, tristate),
  36. TEGRA_MAP_MUXCONF("csus", "vi_sensor_clk", none, tristate),
  37. TEGRA_MAP_MUXCONF("dap1", "dap1", none, driven),
  38. TEGRA_MAP_MUXCONF("dap2", "dap2", none, driven),
  39. TEGRA_MAP_MUXCONF("dap3", "dap3", none, tristate),
  40. TEGRA_MAP_MUXCONF("dap4", "dap4", none, driven),
  41. TEGRA_MAP_MUXCONF("dta", "vi", down, driven),
  42. TEGRA_MAP_MUXCONF("dtb", "vi", down, driven),
  43. TEGRA_MAP_MUXCONF("dtc", "vi", down, driven),
  44. TEGRA_MAP_MUXCONF("dtd", "vi", down, driven),
  45. TEGRA_MAP_MUXCONF("dte", "vi", down, tristate),
  46. TEGRA_MAP_MUXCONF("dtf", "i2c3", none, driven),
  47. TEGRA_MAP_MUXCONF("gma", "sdio4", none, driven),
  48. TEGRA_MAP_MUXCONF("gmb", "gmi", up, tristate),
  49. TEGRA_MAP_MUXCONF("gmc", "uartd", none, driven),
  50. TEGRA_MAP_MUXCONF("gme", "sdio4", none, driven),
  51. TEGRA_MAP_MUXCONF("gpu", "pwm", none, driven),
  52. TEGRA_MAP_MUXCONF("gpu7", "rtck", none, driven),
  53. TEGRA_MAP_MUXCONF("gpv", "pcie", none, tristate),
  54. TEGRA_MAP_MUXCONF("hdint", "hdmi", na, tristate),
  55. TEGRA_MAP_MUXCONF("i2cp", "i2cp", none, driven),
  56. TEGRA_MAP_MUXCONF("irrx", "uartb", none, driven),
  57. TEGRA_MAP_MUXCONF("irtx", "uartb", none, driven),
  58. TEGRA_MAP_MUXCONF("kbca", "kbc", up, driven),
  59. TEGRA_MAP_MUXCONF("kbcb", "kbc", up, driven),
  60. TEGRA_MAP_MUXCONF("kbcc", "kbc", up, driven),
  61. TEGRA_MAP_MUXCONF("kbcd", "kbc", up, driven),
  62. TEGRA_MAP_MUXCONF("kbce", "kbc", up, driven),
  63. TEGRA_MAP_MUXCONF("kbcf", "kbc", up, driven),
  64. TEGRA_MAP_MUXCONF("lcsn", "rsvd4", na, tristate),
  65. TEGRA_MAP_MUXCONF("ld0", "displaya", na, driven),
  66. TEGRA_MAP_MUXCONF("ld1", "displaya", na, driven),
  67. TEGRA_MAP_MUXCONF("ld10", "displaya", na, driven),
  68. TEGRA_MAP_MUXCONF("ld11", "displaya", na, driven),
  69. TEGRA_MAP_MUXCONF("ld12", "displaya", na, driven),
  70. TEGRA_MAP_MUXCONF("ld13", "displaya", na, driven),
  71. TEGRA_MAP_MUXCONF("ld14", "displaya", na, driven),
  72. TEGRA_MAP_MUXCONF("ld15", "displaya", na, driven),
  73. TEGRA_MAP_MUXCONF("ld16", "displaya", na, driven),
  74. TEGRA_MAP_MUXCONF("ld17", "displaya", na, driven),
  75. TEGRA_MAP_MUXCONF("ld2", "displaya", na, driven),
  76. TEGRA_MAP_MUXCONF("ld3", "displaya", na, driven),
  77. TEGRA_MAP_MUXCONF("ld4", "displaya", na, driven),
  78. TEGRA_MAP_MUXCONF("ld5", "displaya", na, driven),
  79. TEGRA_MAP_MUXCONF("ld6", "displaya", na, driven),
  80. TEGRA_MAP_MUXCONF("ld7", "displaya", na, driven),
  81. TEGRA_MAP_MUXCONF("ld8", "displaya", na, driven),
  82. TEGRA_MAP_MUXCONF("ld9", "displaya", na, driven),
  83. TEGRA_MAP_MUXCONF("ldc", "rsvd4", na, tristate),
  84. TEGRA_MAP_MUXCONF("ldi", "displaya", na, driven),
  85. TEGRA_MAP_MUXCONF("lhp0", "displaya", na, driven),
  86. TEGRA_MAP_MUXCONF("lhp1", "displaya", na, driven),
  87. TEGRA_MAP_MUXCONF("lhp2", "displaya", na, driven),
  88. TEGRA_MAP_MUXCONF("lhs", "displaya", na, driven),
  89. TEGRA_MAP_MUXCONF("lm0", "rsvd4", na, driven),
  90. TEGRA_MAP_MUXCONF("lm1", "crt", na, tristate),
  91. TEGRA_MAP_MUXCONF("lpp", "displaya", na, driven),
  92. TEGRA_MAP_MUXCONF("lpw1", "rsvd4", na, tristate),
  93. TEGRA_MAP_MUXCONF("lsc0", "displaya", na, driven),
  94. TEGRA_MAP_MUXCONF("lsdi", "rsvd4", na, tristate),
  95. TEGRA_MAP_MUXCONF("lspi", "displaya", na, driven),
  96. TEGRA_MAP_MUXCONF("lvp0", "rsvd4", na, tristate),
  97. TEGRA_MAP_MUXCONF("lvp1", "displaya", na, driven),
  98. TEGRA_MAP_MUXCONF("lvs", "displaya", na, driven),
  99. TEGRA_MAP_MUXCONF("owc", "rsvd2", none, tristate),
  100. TEGRA_MAP_MUXCONF("pmc", "pwr_on", na, driven),
  101. TEGRA_MAP_MUXCONF("pta", "hdmi", none, driven),
  102. TEGRA_MAP_MUXCONF("rm", "i2c1", none, driven),
  103. TEGRA_MAP_MUXCONF("sdb", "sdio3", na, driven),
  104. TEGRA_MAP_MUXCONF("sdc", "sdio3", none, driven),
  105. TEGRA_MAP_MUXCONF("sdd", "sdio3", none, driven),
  106. TEGRA_MAP_MUXCONF("sdio1", "sdio1", up, driven),
  107. TEGRA_MAP_MUXCONF("slxa", "pcie", up, tristate),
  108. TEGRA_MAP_MUXCONF("slxd", "spdif", none, driven),
  109. TEGRA_MAP_MUXCONF("slxk", "pcie", none, driven),
  110. TEGRA_MAP_MUXCONF("spdi", "rsvd2", none, driven),
  111. TEGRA_MAP_MUXCONF("spdo", "rsvd2", none, driven),
  112. TEGRA_MAP_MUXCONF("spib", "gmi", none, tristate),
  113. TEGRA_MAP_MUXCONF("spid", "spi1", none, tristate),
  114. TEGRA_MAP_MUXCONF("spie", "spi1", none, tristate),
  115. TEGRA_MAP_MUXCONF("spif", "spi1", down, tristate),
  116. TEGRA_MAP_MUXCONF("spih", "spi2_alt", up, tristate),
  117. TEGRA_MAP_MUXCONF("uaa", "ulpi", up, driven),
  118. TEGRA_MAP_MUXCONF("uab", "ulpi", up, driven),
  119. TEGRA_MAP_MUXCONF("uac", "rsvd2", none, driven),
  120. TEGRA_MAP_MUXCONF("uad", "irda", none, driven),
  121. TEGRA_MAP_MUXCONF("uca", "uartc", none, driven),
  122. TEGRA_MAP_MUXCONF("ucb", "uartc", none, driven),
  123. TEGRA_MAP_MUXCONF("uda", "ulpi", none, driven),
  124. TEGRA_MAP_CONF("ck32", none, na),
  125. TEGRA_MAP_CONF("ddrc", none, na),
  126. TEGRA_MAP_CONF("pmca", none, na),
  127. TEGRA_MAP_CONF("pmcb", none, na),
  128. TEGRA_MAP_CONF("pmcc", none, na),
  129. TEGRA_MAP_CONF("pmcd", none, na),
  130. TEGRA_MAP_CONF("pmce", none, na),
  131. TEGRA_MAP_CONF("xm2c", none, na),
  132. TEGRA_MAP_CONF("xm2d", none, na),
  133. TEGRA_MAP_CONF("ls", up, na),
  134. TEGRA_MAP_CONF("lc", up, na),
  135. TEGRA_MAP_CONF("ld17_0", down, na),
  136. TEGRA_MAP_CONF("ld19_18", down, na),
  137. TEGRA_MAP_CONF("ld21_20", down, na),
  138. TEGRA_MAP_CONF("ld23_22", down, na),
  139. };
  140. static struct pinctrl_map seaboard_map[] = {
  141. TEGRA_MAP_MUXCONF("ddc", "rsvd2", none, tristate),
  142. TEGRA_MAP_MUXCONF("gmd", "sflash", none, driven),
  143. TEGRA_MAP_MUXCONF("lpw0", "hdmi", na, driven),
  144. TEGRA_MAP_MUXCONF("lpw2", "hdmi", na, driven),
  145. TEGRA_MAP_MUXCONF("lsc1", "hdmi", na, tristate),
  146. TEGRA_MAP_MUXCONF("lsck", "hdmi", na, tristate),
  147. TEGRA_MAP_MUXCONF("lsda", "hdmi", na, tristate),
  148. TEGRA_MAP_MUXCONF("slxc", "spdif", none, tristate),
  149. TEGRA_MAP_MUXCONF("spia", "gmi", up, tristate),
  150. TEGRA_MAP_MUXCONF("spic", "gmi", up, driven),
  151. TEGRA_MAP_MUXCONF("spig", "spi2_alt", up, tristate),
  152. PIN_MAP_CONFIGS_GROUP_HOG_DEFAULT(PINMUX_DEV, "drive_sdio1", seaboard_pincfg_drive_sdio1),
  153. };
  154. static struct pinctrl_map ventana_map[] = {
  155. TEGRA_MAP_MUXCONF("ddc", "rsvd2", none, driven),
  156. TEGRA_MAP_MUXCONF("gmd", "sflash", none, tristate),
  157. TEGRA_MAP_MUXCONF("lpw0", "displaya", na, driven),
  158. TEGRA_MAP_MUXCONF("lpw2", "displaya", na, driven),
  159. TEGRA_MAP_MUXCONF("lsc1", "displaya", na, driven),
  160. TEGRA_MAP_MUXCONF("lsck", "displaya", na, tristate),
  161. TEGRA_MAP_MUXCONF("lsda", "displaya", na, tristate),
  162. TEGRA_MAP_MUXCONF("slxc", "sdio3", none, driven),
  163. TEGRA_MAP_MUXCONF("spia", "gmi", none, tristate),
  164. TEGRA_MAP_MUXCONF("spic", "gmi", none, tristate),
  165. TEGRA_MAP_MUXCONF("spig", "spi2_alt", none, tristate),
  166. };
  167. static struct tegra_board_pinmux_conf common_conf = {
  168. .maps = common_map,
  169. .map_count = ARRAY_SIZE(common_map),
  170. };
  171. static struct tegra_board_pinmux_conf seaboard_conf = {
  172. .maps = seaboard_map,
  173. .map_count = ARRAY_SIZE(seaboard_map),
  174. };
  175. static struct tegra_board_pinmux_conf ventana_conf = {
  176. .maps = ventana_map,
  177. .map_count = ARRAY_SIZE(ventana_map),
  178. };
  179. void seaboard_pinmux_init(void)
  180. {
  181. tegra_board_pinmux_init(&common_conf, &seaboard_conf);
  182. }
  183. void ventana_pinmux_init(void)
  184. {
  185. tegra_board_pinmux_init(&common_conf, &ventana_conf);
  186. }