board-dt-tegra20.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /*
  2. * nVidia Tegra device tree board support
  3. *
  4. * Copyright (C) 2010 Secret Lab Technologies, Ltd.
  5. * Copyright (C) 2010 Google, Inc.
  6. *
  7. * This software is licensed under the terms of the GNU General Public
  8. * License version 2, as published by the Free Software Foundation, and
  9. * may be copied, distributed, and modified under those terms.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. */
  17. #include <linux/kernel.h>
  18. #include <linux/init.h>
  19. #include <linux/platform_device.h>
  20. #include <linux/serial_8250.h>
  21. #include <linux/clk.h>
  22. #include <linux/dma-mapping.h>
  23. #include <linux/irqdomain.h>
  24. #include <linux/of.h>
  25. #include <linux/of_address.h>
  26. #include <linux/of_fdt.h>
  27. #include <linux/of_irq.h>
  28. #include <linux/of_platform.h>
  29. #include <linux/pda_power.h>
  30. #include <linux/io.h>
  31. #include <linux/i2c.h>
  32. #include <linux/i2c-tegra.h>
  33. #include <asm/hardware/gic.h>
  34. #include <asm/mach-types.h>
  35. #include <asm/mach/arch.h>
  36. #include <asm/mach/time.h>
  37. #include <asm/setup.h>
  38. #include <mach/iomap.h>
  39. #include <mach/irqs.h>
  40. #include "board.h"
  41. #include "board-harmony.h"
  42. #include "clock.h"
  43. #include "devices.h"
  44. struct of_dev_auxdata tegra20_auxdata_lookup[] __initdata = {
  45. OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC1_BASE, "sdhci-tegra.0", NULL),
  46. OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC2_BASE, "sdhci-tegra.1", NULL),
  47. OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC3_BASE, "sdhci-tegra.2", NULL),
  48. OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC4_BASE, "sdhci-tegra.3", NULL),
  49. OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_I2C_BASE, "tegra-i2c.0", NULL),
  50. OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_I2C2_BASE, "tegra-i2c.1", NULL),
  51. OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_I2C3_BASE, "tegra-i2c.2", NULL),
  52. OF_DEV_AUXDATA("nvidia,tegra20-i2c-dvc", TEGRA_DVC_BASE, "tegra-i2c.3", NULL),
  53. OF_DEV_AUXDATA("nvidia,tegra20-i2s", TEGRA_I2S1_BASE, "tegra20-i2s.0", NULL),
  54. OF_DEV_AUXDATA("nvidia,tegra20-i2s", TEGRA_I2S2_BASE, "tegra20-i2s.1", NULL),
  55. OF_DEV_AUXDATA("nvidia,tegra20-das", TEGRA_APB_MISC_DAS_BASE, "tegra20-das", NULL),
  56. OF_DEV_AUXDATA("nvidia,tegra20-ehci", TEGRA_USB_BASE, "tegra-ehci.0",
  57. &tegra_ehci1_pdata),
  58. OF_DEV_AUXDATA("nvidia,tegra20-ehci", TEGRA_USB2_BASE, "tegra-ehci.1",
  59. &tegra_ehci2_pdata),
  60. OF_DEV_AUXDATA("nvidia,tegra20-ehci", TEGRA_USB3_BASE, "tegra-ehci.2",
  61. &tegra_ehci3_pdata),
  62. {}
  63. };
  64. static __initdata struct tegra_clk_init_table tegra_dt_clk_init_table[] = {
  65. /* name parent rate enabled */
  66. { "uartd", "pll_p", 216000000, true },
  67. { "usbd", "clk_m", 12000000, false },
  68. { "usb2", "clk_m", 12000000, false },
  69. { "usb3", "clk_m", 12000000, false },
  70. { "pll_a", "pll_p_out1", 56448000, true },
  71. { "pll_a_out0", "pll_a", 11289600, true },
  72. { "cdev1", NULL, 0, true },
  73. { "i2s1", "pll_a_out0", 11289600, false},
  74. { "i2s2", "pll_a_out0", 11289600, false},
  75. { NULL, NULL, 0, 0},
  76. };
  77. static struct of_device_id tegra_dt_match_table[] __initdata = {
  78. { .compatible = "simple-bus", },
  79. {}
  80. };
  81. static void __init tegra_dt_init(void)
  82. {
  83. tegra_clk_init_from_table(tegra_dt_clk_init_table);
  84. /*
  85. * Finished with the static registrations now; fill in the missing
  86. * devices
  87. */
  88. of_platform_populate(NULL, tegra_dt_match_table,
  89. tegra20_auxdata_lookup, NULL);
  90. }
  91. static const char *tegra20_dt_board_compat[] = {
  92. "nvidia,tegra20",
  93. NULL
  94. };
  95. DT_MACHINE_START(TEGRA_DT, "nVidia Tegra20 (Flattened Device Tree)")
  96. .map_io = tegra_map_common_io,
  97. .init_early = tegra20_init_early,
  98. .init_irq = tegra_dt_init_irq,
  99. .handle_irq = gic_handle_irq,
  100. .timer = &tegra_timer,
  101. .init_machine = tegra_dt_init,
  102. .init_late = tegra_init_late,
  103. .restart = tegra_assert_system_reset,
  104. .dt_compat = tegra20_dt_board_compat,
  105. MACHINE_END