imx6q-sabrelite.dts 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129
  1. /*
  2. * Copyright 2011 Freescale Semiconductor, Inc.
  3. * Copyright 2011 Linaro Ltd.
  4. *
  5. * The code contained herein is licensed under the GNU General Public
  6. * License. You may obtain a copy of the GNU General Public License
  7. * Version 2 or later at the following locations:
  8. *
  9. * http://www.opensource.org/licenses/gpl-license.html
  10. * http://www.gnu.org/copyleft/gpl.html
  11. */
  12. /dts-v1/;
  13. /include/ "imx6q.dtsi"
  14. / {
  15. model = "Freescale i.MX6 Quad SABRE Lite Board";
  16. compatible = "fsl,imx6q-sabrelite", "fsl,imx6q";
  17. memory {
  18. reg = <0x10000000 0x40000000>;
  19. };
  20. soc {
  21. aips-bus@02000000 { /* AIPS1 */
  22. spba-bus@02000000 {
  23. ecspi@02008000 { /* eCSPI1 */
  24. fsl,spi-num-chipselects = <1>;
  25. cs-gpios = <&gpio3 19 0>;
  26. status = "okay";
  27. flash: m25p80@0 {
  28. compatible = "sst,sst25vf016b";
  29. spi-max-frequency = <20000000>;
  30. reg = <0>;
  31. };
  32. };
  33. ssi1: ssi@02028000 {
  34. fsl,mode = "i2s-slave";
  35. status = "okay";
  36. };
  37. };
  38. };
  39. aips-bus@02100000 { /* AIPS2 */
  40. ethernet@02188000 {
  41. phy-mode = "rgmii";
  42. phy-reset-gpios = <&gpio3 23 0>;
  43. status = "okay";
  44. };
  45. usdhc@02198000 { /* uSDHC3 */
  46. cd-gpios = <&gpio7 0 0>;
  47. wp-gpios = <&gpio7 1 0>;
  48. vmmc-supply = <&reg_3p3v>;
  49. status = "okay";
  50. };
  51. usdhc@0219c000 { /* uSDHC4 */
  52. cd-gpios = <&gpio2 6 0>;
  53. wp-gpios = <&gpio2 7 0>;
  54. vmmc-supply = <&reg_3p3v>;
  55. status = "okay";
  56. };
  57. audmux@021d8000 {
  58. status = "okay";
  59. pinctrl-names = "default";
  60. pinctrl-0 = <&pinctrl_audmux_1>;
  61. };
  62. uart2: serial@021e8000 {
  63. status = "okay";
  64. pinctrl-names = "default";
  65. pinctrl-0 = <&pinctrl_serial2_1>;
  66. };
  67. i2c@021a0000 { /* I2C1 */
  68. status = "okay";
  69. clock-frequency = <100000>;
  70. pinctrl-names = "default";
  71. pinctrl-0 = <&pinctrl_i2c1_1>;
  72. codec: sgtl5000@0a {
  73. compatible = "fsl,sgtl5000";
  74. reg = <0x0a>;
  75. VDDA-supply = <&reg_2p5v>;
  76. VDDIO-supply = <&reg_3p3v>;
  77. };
  78. };
  79. };
  80. };
  81. regulators {
  82. compatible = "simple-bus";
  83. reg_2p5v: 2p5v {
  84. compatible = "regulator-fixed";
  85. regulator-name = "2P5V";
  86. regulator-min-microvolt = <2500000>;
  87. regulator-max-microvolt = <2500000>;
  88. regulator-always-on;
  89. };
  90. reg_3p3v: 3p3v {
  91. compatible = "regulator-fixed";
  92. regulator-name = "3P3V";
  93. regulator-min-microvolt = <3300000>;
  94. regulator-max-microvolt = <3300000>;
  95. regulator-always-on;
  96. };
  97. };
  98. sound {
  99. compatible = "fsl,imx6q-sabrelite-sgtl5000",
  100. "fsl,imx-audio-sgtl5000";
  101. model = "imx6q-sabrelite-sgtl5000";
  102. ssi-controller = <&ssi1>;
  103. audio-codec = <&codec>;
  104. audio-routing =
  105. "MIC_IN", "Mic Jack",
  106. "Mic Jack", "Mic Bias",
  107. "Headphone Jack", "HP_OUT";
  108. mux-int-port = <1>;
  109. mux-ext-port = <4>;
  110. };
  111. };