imx23.dtsi 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295
  1. /*
  2. * Copyright 2012 Freescale Semiconductor, Inc.
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. interrupt-parent = <&icoll>;
  14. aliases {
  15. gpio0 = &gpio0;
  16. gpio1 = &gpio1;
  17. gpio2 = &gpio2;
  18. };
  19. cpus {
  20. cpu@0 {
  21. compatible = "arm,arm926ejs";
  22. };
  23. };
  24. apb@80000000 {
  25. compatible = "simple-bus";
  26. #address-cells = <1>;
  27. #size-cells = <1>;
  28. reg = <0x80000000 0x80000>;
  29. ranges;
  30. apbh@80000000 {
  31. compatible = "simple-bus";
  32. #address-cells = <1>;
  33. #size-cells = <1>;
  34. reg = <0x80000000 0x40000>;
  35. ranges;
  36. icoll: interrupt-controller@80000000 {
  37. compatible = "fsl,imx23-icoll", "fsl,mxs-icoll";
  38. interrupt-controller;
  39. #interrupt-cells = <1>;
  40. reg = <0x80000000 0x2000>;
  41. };
  42. dma-apbh@80004000 {
  43. compatible = "fsl,imx23-dma-apbh";
  44. reg = <0x80004000 2000>;
  45. };
  46. ecc@80008000 {
  47. reg = <0x80008000 2000>;
  48. status = "disabled";
  49. };
  50. bch@8000a000 {
  51. reg = <0x8000a000 2000>;
  52. status = "disabled";
  53. };
  54. gpmi@8000c000 {
  55. reg = <0x8000c000 2000>;
  56. status = "disabled";
  57. };
  58. ssp0: ssp@80010000 {
  59. reg = <0x80010000 2000>;
  60. interrupts = <15 14>;
  61. fsl,ssp-dma-channel = <1>;
  62. status = "disabled";
  63. };
  64. etm@80014000 {
  65. reg = <0x80014000 2000>;
  66. status = "disabled";
  67. };
  68. pinctrl@80018000 {
  69. #address-cells = <1>;
  70. #size-cells = <0>;
  71. compatible = "fsl,imx23-pinctrl", "simple-bus";
  72. reg = <0x80018000 2000>;
  73. gpio0: gpio@0 {
  74. compatible = "fsl,imx23-gpio", "fsl,mxs-gpio";
  75. interrupts = <16>;
  76. gpio-controller;
  77. #gpio-cells = <2>;
  78. interrupt-controller;
  79. #interrupt-cells = <2>;
  80. };
  81. gpio1: gpio@1 {
  82. compatible = "fsl,imx23-gpio", "fsl,mxs-gpio";
  83. interrupts = <17>;
  84. gpio-controller;
  85. #gpio-cells = <2>;
  86. interrupt-controller;
  87. #interrupt-cells = <2>;
  88. };
  89. gpio2: gpio@2 {
  90. compatible = "fsl,imx23-gpio", "fsl,mxs-gpio";
  91. interrupts = <18>;
  92. gpio-controller;
  93. #gpio-cells = <2>;
  94. interrupt-controller;
  95. #interrupt-cells = <2>;
  96. };
  97. duart_pins_a: duart@0 {
  98. reg = <0>;
  99. fsl,pinmux-ids = <0x11a2 0x11b2>;
  100. fsl,drive-strength = <0>;
  101. fsl,voltage = <1>;
  102. fsl,pull-up = <0>;
  103. };
  104. mmc0_8bit_pins_a: mmc0-8bit@0 {
  105. reg = <0>;
  106. fsl,pinmux-ids = <0x2020 0x2030 0x2040
  107. 0x2050 0x0082 0x0092 0x00a2
  108. 0x00b2 0x2000 0x2010 0x2060>;
  109. fsl,drive-strength = <1>;
  110. fsl,voltage = <1>;
  111. fsl,pull-up = <1>;
  112. };
  113. mmc0_pins_fixup: mmc0-pins-fixup {
  114. fsl,pinmux-ids = <0x2010 0x2060>;
  115. fsl,pull-up = <0>;
  116. };
  117. };
  118. digctl@8001c000 {
  119. reg = <0x8001c000 2000>;
  120. status = "disabled";
  121. };
  122. emi@80020000 {
  123. reg = <0x80020000 2000>;
  124. status = "disabled";
  125. };
  126. dma-apbx@80024000 {
  127. compatible = "fsl,imx23-dma-apbx";
  128. reg = <0x80024000 2000>;
  129. };
  130. dcp@80028000 {
  131. reg = <0x80028000 2000>;
  132. status = "disabled";
  133. };
  134. pxp@8002a000 {
  135. reg = <0x8002a000 2000>;
  136. status = "disabled";
  137. };
  138. ocotp@8002c000 {
  139. reg = <0x8002c000 2000>;
  140. status = "disabled";
  141. };
  142. axi-ahb@8002e000 {
  143. reg = <0x8002e000 2000>;
  144. status = "disabled";
  145. };
  146. lcdif@80030000 {
  147. reg = <0x80030000 2000>;
  148. status = "disabled";
  149. };
  150. ssp1: ssp@80034000 {
  151. reg = <0x80034000 2000>;
  152. interrupts = <2 20>;
  153. fsl,ssp-dma-channel = <2>;
  154. status = "disabled";
  155. };
  156. tvenc@80038000 {
  157. reg = <0x80038000 2000>;
  158. status = "disabled";
  159. };
  160. };
  161. apbx@80040000 {
  162. compatible = "simple-bus";
  163. #address-cells = <1>;
  164. #size-cells = <1>;
  165. reg = <0x80040000 0x40000>;
  166. ranges;
  167. clkctl@80040000 {
  168. reg = <0x80040000 2000>;
  169. status = "disabled";
  170. };
  171. saif0: saif@80042000 {
  172. reg = <0x80042000 2000>;
  173. status = "disabled";
  174. };
  175. power@80044000 {
  176. reg = <0x80044000 2000>;
  177. status = "disabled";
  178. };
  179. saif1: saif@80046000 {
  180. reg = <0x80046000 2000>;
  181. status = "disabled";
  182. };
  183. audio-out@80048000 {
  184. reg = <0x80048000 2000>;
  185. status = "disabled";
  186. };
  187. audio-in@8004c000 {
  188. reg = <0x8004c000 2000>;
  189. status = "disabled";
  190. };
  191. lradc@80050000 {
  192. reg = <0x80050000 2000>;
  193. status = "disabled";
  194. };
  195. spdif@80054000 {
  196. reg = <0x80054000 2000>;
  197. status = "disabled";
  198. };
  199. i2c@80058000 {
  200. reg = <0x80058000 2000>;
  201. status = "disabled";
  202. };
  203. rtc@8005c000 {
  204. reg = <0x8005c000 2000>;
  205. status = "disabled";
  206. };
  207. pwm@80064000 {
  208. reg = <0x80064000 2000>;
  209. status = "disabled";
  210. };
  211. timrot@80068000 {
  212. reg = <0x80068000 2000>;
  213. status = "disabled";
  214. };
  215. auart0: serial@8006c000 {
  216. reg = <0x8006c000 0x2000>;
  217. status = "disabled";
  218. };
  219. auart1: serial@8006e000 {
  220. reg = <0x8006e000 0x2000>;
  221. status = "disabled";
  222. };
  223. duart: serial@80070000 {
  224. compatible = "arm,pl011", "arm,primecell";
  225. reg = <0x80070000 0x2000>;
  226. interrupts = <0>;
  227. status = "disabled";
  228. };
  229. usbphy@8007c000 {
  230. reg = <0x8007c000 0x2000>;
  231. status = "disabled";
  232. };
  233. };
  234. };
  235. ahb@80080000 {
  236. compatible = "simple-bus";
  237. #address-cells = <1>;
  238. #size-cells = <1>;
  239. reg = <0x80080000 0x80000>;
  240. ranges;
  241. usbctrl@80080000 {
  242. reg = <0x80080000 0x10000>;
  243. status = "disabled";
  244. };
  245. };
  246. };