db8500.dtsi 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505
  1. /*
  2. * Copyright 2012 Linaro Ltd
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. soc-u9500 {
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. compatible = "stericsson,db8500";
  17. interrupt-parent = <&intc>;
  18. ranges;
  19. intc: interrupt-controller@a0411000 {
  20. compatible = "arm,cortex-a9-gic";
  21. #interrupt-cells = <3>;
  22. #address-cells = <1>;
  23. interrupt-controller;
  24. reg = <0xa0411000 0x1000>,
  25. <0xa0410100 0x100>;
  26. };
  27. L2: l2-cache {
  28. compatible = "arm,pl310-cache";
  29. reg = <0xa0412000 0x1000>;
  30. interrupts = <0 13 4>;
  31. cache-unified;
  32. cache-level = <2>;
  33. };
  34. pmu {
  35. compatible = "arm,cortex-a9-pmu";
  36. interrupts = <0 7 0x4>;
  37. };
  38. timer@a0410600 {
  39. compatible = "arm,cortex-a9-twd-timer";
  40. reg = <0xa0410600 0x20>;
  41. interrupts = <1 13 0x304>;
  42. };
  43. rtc@80154000 {
  44. compatible = "stericsson,db8500-rtc";
  45. reg = <0x80154000 0x1000>;
  46. interrupts = <0 18 0x4>;
  47. };
  48. gpio0: gpio@8012e000 {
  49. compatible = "stericsson,db8500-gpio",
  50. "st,nomadik-gpio";
  51. reg = <0x8012e000 0x80>;
  52. interrupts = <0 119 0x4>;
  53. interrupt-controller;
  54. #interrupt-cells = <2>;
  55. supports-sleepmode;
  56. gpio-controller;
  57. #gpio-cells = <2>;
  58. gpio-bank = <0>;
  59. };
  60. gpio1: gpio@8012e080 {
  61. compatible = "stericsson,db8500-gpio",
  62. "st,nomadik-gpio";
  63. reg = <0x8012e080 0x80>;
  64. interrupts = <0 120 0x4>;
  65. interrupt-controller;
  66. #interrupt-cells = <2>;
  67. supports-sleepmode;
  68. gpio-controller;
  69. #gpio-cells = <2>;
  70. gpio-bank = <1>;
  71. };
  72. gpio2: gpio@8000e000 {
  73. compatible = "stericsson,db8500-gpio",
  74. "st,nomadik-gpio";
  75. reg = <0x8000e000 0x80>;
  76. interrupts = <0 121 0x4>;
  77. interrupt-controller;
  78. #interrupt-cells = <2>;
  79. supports-sleepmode;
  80. gpio-controller;
  81. #gpio-cells = <2>;
  82. gpio-bank = <2>;
  83. };
  84. gpio3: gpio@8000e080 {
  85. compatible = "stericsson,db8500-gpio",
  86. "st,nomadik-gpio";
  87. reg = <0x8000e080 0x80>;
  88. interrupts = <0 122 0x4>;
  89. interrupt-controller;
  90. #interrupt-cells = <2>;
  91. supports-sleepmode;
  92. gpio-controller;
  93. #gpio-cells = <2>;
  94. gpio-bank = <3>;
  95. };
  96. gpio4: gpio@8000e100 {
  97. compatible = "stericsson,db8500-gpio",
  98. "st,nomadik-gpio";
  99. reg = <0x8000e100 0x80>;
  100. interrupts = <0 123 0x4>;
  101. interrupt-controller;
  102. #interrupt-cells = <2>;
  103. supports-sleepmode;
  104. gpio-controller;
  105. #gpio-cells = <2>;
  106. gpio-bank = <4>;
  107. };
  108. gpio5: gpio@8000e180 {
  109. compatible = "stericsson,db8500-gpio",
  110. "st,nomadik-gpio";
  111. reg = <0x8000e180 0x80>;
  112. interrupts = <0 124 0x4>;
  113. interrupt-controller;
  114. #interrupt-cells = <2>;
  115. supports-sleepmode;
  116. gpio-controller;
  117. #gpio-cells = <2>;
  118. gpio-bank = <5>;
  119. };
  120. gpio6: gpio@8011e000 {
  121. compatible = "stericsson,db8500-gpio",
  122. "st,nomadik-gpio";
  123. reg = <0x8011e000 0x80>;
  124. interrupts = <0 125 0x4>;
  125. interrupt-controller;
  126. #interrupt-cells = <2>;
  127. supports-sleepmode;
  128. gpio-controller;
  129. #gpio-cells = <2>;
  130. gpio-bank = <6>;
  131. };
  132. gpio7: gpio@8011e080 {
  133. compatible = "stericsson,db8500-gpio",
  134. "st,nomadik-gpio";
  135. reg = <0x8011e080 0x80>;
  136. interrupts = <0 126 0x4>;
  137. interrupt-controller;
  138. #interrupt-cells = <2>;
  139. supports-sleepmode;
  140. gpio-controller;
  141. #gpio-cells = <2>;
  142. gpio-bank = <7>;
  143. };
  144. gpio8: gpio@a03fe000 {
  145. compatible = "stericsson,db8500-gpio",
  146. "st,nomadik-gpio";
  147. reg = <0xa03fe000 0x80>;
  148. interrupts = <0 127 0x4>;
  149. interrupt-controller;
  150. #interrupt-cells = <2>;
  151. supports-sleepmode;
  152. gpio-controller;
  153. #gpio-cells = <2>;
  154. gpio-bank = <8>;
  155. };
  156. pinctrl {
  157. compatible = "stericsson,nmk_pinctrl";
  158. };
  159. usb@a03e0000 {
  160. compatible = "stericsson,db8500-musb",
  161. "mentor,musb";
  162. reg = <0xa03e0000 0x10000>;
  163. interrupts = <0 23 0x4>;
  164. };
  165. dma-controller@801C0000 {
  166. compatible = "stericsson,db8500-dma40",
  167. "stericsson,dma40";
  168. reg = <0x801C0000 0x1000 0x40010000 0x800>;
  169. interrupts = <0 25 0x4>;
  170. };
  171. prcmu@80157000 {
  172. compatible = "stericsson,db8500-prcmu";
  173. reg = <0x80157000 0x1000>;
  174. interrupts = <0 47 0x4>;
  175. #address-cells = <1>;
  176. #size-cells = <1>;
  177. ranges;
  178. prcmu-timer-4@80157450 {
  179. compatible = "stericsson,db8500-prcmu-timer-4";
  180. reg = <0x80157450 0xC>;
  181. };
  182. db8500-prcmu-regulators {
  183. compatible = "stericsson,db8500-prcmu-regulator";
  184. // DB8500_REGULATOR_VAPE
  185. db8500_vape_reg: db8500_vape {
  186. regulator-name = "db8500-vape";
  187. regulator-always-on;
  188. };
  189. // DB8500_REGULATOR_VARM
  190. db8500_varm_reg: db8500_varm {
  191. regulator-name = "db8500-varm";
  192. };
  193. // DB8500_REGULATOR_VMODEM
  194. db8500_vmodem_reg: db8500_vmodem {
  195. regulator-name = "db8500-vmodem";
  196. };
  197. // DB8500_REGULATOR_VPLL
  198. db8500_vpll_reg: db8500_vpll {
  199. regulator-name = "db8500-vpll";
  200. };
  201. // DB8500_REGULATOR_VSMPS1
  202. db8500_vsmps1_reg: db8500_vsmps1 {
  203. regulator-name = "db8500-vsmps1";
  204. };
  205. // DB8500_REGULATOR_VSMPS2
  206. db8500_vsmps2_reg: db8500_vsmps2 {
  207. regulator-name = "db8500-vsmps2";
  208. };
  209. // DB8500_REGULATOR_VSMPS3
  210. db8500_vsmps3_reg: db8500_vsmps3 {
  211. regulator-name = "db8500-vsmps3";
  212. };
  213. // DB8500_REGULATOR_VRF1
  214. db8500_vrf1_reg: db8500_vrf1 {
  215. regulator-name = "db8500-vrf1";
  216. };
  217. // DB8500_REGULATOR_SWITCH_SVAMMDSP
  218. db8500_sva_mmdsp_reg: db8500_sva_mmdsp {
  219. regulator-name = "db8500-sva-mmdsp";
  220. };
  221. // DB8500_REGULATOR_SWITCH_SVAMMDSPRET
  222. db8500_sva_mmdsp_ret_reg: db8500_sva_mmdsp_ret {
  223. regulator-name = "db8500-sva-mmdsp-ret";
  224. };
  225. // DB8500_REGULATOR_SWITCH_SVAPIPE
  226. db8500_sva_pipe_reg: db8500_sva_pipe {
  227. regulator-name = "db8500_sva_pipe";
  228. };
  229. // DB8500_REGULATOR_SWITCH_SIAMMDSP
  230. db8500_sia_mmdsp_reg: db8500_sia_mmdsp {
  231. regulator-name = "db8500_sia_mmdsp";
  232. };
  233. // DB8500_REGULATOR_SWITCH_SIAMMDSPRET
  234. db8500_sia_mmdsp_ret_reg: db8500_sia_mmdsp_ret {
  235. regulator-name = "db8500-sia-mmdsp-ret";
  236. };
  237. // DB8500_REGULATOR_SWITCH_SIAPIPE
  238. db8500_sia_pipe_reg: db8500_sia_pipe {
  239. regulator-name = "db8500-sia-pipe";
  240. };
  241. // DB8500_REGULATOR_SWITCH_SGA
  242. db8500_sga_reg: db8500_sga {
  243. regulator-name = "db8500-sga";
  244. vin-supply = <&db8500_vape_reg>;
  245. };
  246. // DB8500_REGULATOR_SWITCH_B2R2_MCDE
  247. db8500_b2r2_mcde_reg: db8500_b2r2_mcde {
  248. regulator-name = "db8500-b2r2-mcde";
  249. vin-supply = <&db8500_vape_reg>;
  250. };
  251. // DB8500_REGULATOR_SWITCH_ESRAM12
  252. db8500_esram12_reg: db8500_esram12 {
  253. regulator-name = "db8500-esram12";
  254. };
  255. // DB8500_REGULATOR_SWITCH_ESRAM12RET
  256. db8500_esram12_ret_reg: db8500_esram12_ret {
  257. regulator-name = "db8500-esram12-ret";
  258. };
  259. // DB8500_REGULATOR_SWITCH_ESRAM34
  260. db8500_esram34_reg: db8500_esram34 {
  261. regulator-name = "db8500-esram34";
  262. };
  263. // DB8500_REGULATOR_SWITCH_ESRAM34RET
  264. db8500_esram34_ret_reg: db8500_esram34_ret {
  265. regulator-name = "db8500-esram34-ret";
  266. };
  267. };
  268. ab8500@5 {
  269. compatible = "stericsson,ab8500";
  270. reg = <5>; /* mailbox 5 is i2c */
  271. interrupts = <0 40 0x4>;
  272. ab8500-regulators {
  273. compatible = "stericsson,ab8500-regulator";
  274. // supplies to the display/camera
  275. ab8500_ldo_aux1_reg: ab8500_ldo_aux1 {
  276. regulator-name = "V-DISPLAY";
  277. regulator-min-microvolt = <2500000>;
  278. regulator-max-microvolt = <2900000>;
  279. regulator-boot-on;
  280. /* BUG: If turned off MMC will be affected. */
  281. regulator-always-on;
  282. };
  283. // supplies to the on-board eMMC
  284. ab8500_ldo_aux2_reg: ab8500_ldo_aux2 {
  285. regulator-name = "V-eMMC1";
  286. regulator-min-microvolt = <1100000>;
  287. regulator-max-microvolt = <3300000>;
  288. };
  289. // supply for VAUX3; SDcard slots
  290. ab8500_ldo_aux3_reg: ab8500_ldo_aux3 {
  291. regulator-name = "V-MMC-SD";
  292. regulator-min-microvolt = <1100000>;
  293. regulator-max-microvolt = <3300000>;
  294. };
  295. // supply for v-intcore12; VINTCORE12 LDO
  296. ab8500_ldo_initcore_reg: ab8500_ldo_initcore {
  297. regulator-name = "V-INTCORE";
  298. };
  299. // supply for tvout; gpadc; TVOUT LDO
  300. ab8500_ldo_tvout_reg: ab8500_ldo_tvout {
  301. regulator-name = "V-TVOUT";
  302. };
  303. // supply for ab8500-usb; USB LDO
  304. ab8500_ldo_usb_reg: ab8500_ldo_usb {
  305. regulator-name = "dummy";
  306. };
  307. // supply for ab8500-vaudio; VAUDIO LDO
  308. ab8500_ldo_audio_reg: ab8500_ldo_audio {
  309. regulator-name = "V-AUD";
  310. };
  311. // supply for v-anamic1 VAMic1-LDO
  312. ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 {
  313. regulator-name = "V-AMIC1";
  314. };
  315. // supply for v-amic2; VAMIC2 LDO; reuse constants for AMIC1
  316. ab8500_ldo_amamic2_reg: ab8500_ldo_amamic2 {
  317. regulator-name = "V-AMIC2";
  318. };
  319. // supply for v-dmic; VDMIC LDO
  320. ab8500_ldo_dmic_reg: ab8500_ldo_dmic {
  321. regulator-name = "V-DMIC";
  322. };
  323. // supply for U8500 CSI/DSI; VANA LDO
  324. ab8500_ldo_ana_reg: ab8500_ldo_ana {
  325. regulator-name = "V-CSI/DSI";
  326. };
  327. };
  328. };
  329. };
  330. i2c@80004000 {
  331. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  332. reg = <0x80004000 0x1000>;
  333. interrupts = <0 21 0x4>;
  334. #address-cells = <1>;
  335. #size-cells = <0>;
  336. };
  337. i2c@80122000 {
  338. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  339. reg = <0x80122000 0x1000>;
  340. interrupts = <0 22 0x4>;
  341. #address-cells = <1>;
  342. #size-cells = <0>;
  343. };
  344. i2c@80128000 {
  345. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  346. reg = <0x80128000 0x1000>;
  347. interrupts = <0 55 0x4>;
  348. #address-cells = <1>;
  349. #size-cells = <0>;
  350. };
  351. i2c@80110000 {
  352. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  353. reg = <0x80110000 0x1000>;
  354. interrupts = <0 12 0x4>;
  355. #address-cells = <1>;
  356. #size-cells = <0>;
  357. };
  358. i2c@8012a000 {
  359. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  360. reg = <0x8012a000 0x1000>;
  361. interrupts = <0 51 0x4>;
  362. #address-cells = <1>;
  363. #size-cells = <0>;
  364. };
  365. ssp@80002000 {
  366. compatible = "arm,pl022", "arm,primecell";
  367. reg = <80002000 0x1000>;
  368. interrupts = <0 14 0x4>;
  369. #address-cells = <1>;
  370. #size-cells = <0>;
  371. status = "disabled";
  372. // Add one of these for each child device
  373. cs-gpios = <&gpio0 31 0x4 &gpio4 14 0x4 &gpio4 16 0x4
  374. &gpio6 22 0x4 &gpio7 0 0x4>;
  375. };
  376. uart@80120000 {
  377. compatible = "arm,pl011", "arm,primecell";
  378. reg = <0x80120000 0x1000>;
  379. interrupts = <0 11 0x4>;
  380. status = "disabled";
  381. };
  382. uart@80121000 {
  383. compatible = "arm,pl011", "arm,primecell";
  384. reg = <0x80121000 0x1000>;
  385. interrupts = <0 19 0x4>;
  386. status = "disabled";
  387. };
  388. uart@80007000 {
  389. compatible = "arm,pl011", "arm,primecell";
  390. reg = <0x80007000 0x1000>;
  391. interrupts = <0 26 0x4>;
  392. status = "disabled";
  393. };
  394. sdi@80126000 {
  395. compatible = "arm,pl18x", "arm,primecell";
  396. reg = <0x80126000 0x1000>;
  397. interrupts = <0 60 0x4>;
  398. status = "disabled";
  399. };
  400. sdi@80118000 {
  401. compatible = "arm,pl18x", "arm,primecell";
  402. reg = <0x80118000 0x1000>;
  403. interrupts = <0 50 0x4>;
  404. status = "disabled";
  405. };
  406. sdi@80005000 {
  407. compatible = "arm,pl18x", "arm,primecell";
  408. reg = <0x80005000 0x1000>;
  409. interrupts = <0 41 0x4>;
  410. status = "disabled";
  411. };
  412. sdi@80119000 {
  413. compatible = "arm,pl18x", "arm,primecell";
  414. reg = <0x80119000 0x1000>;
  415. interrupts = <0 59 0x4>;
  416. status = "disabled";
  417. };
  418. sdi@80114000 {
  419. compatible = "arm,pl18x", "arm,primecell";
  420. reg = <0x80114000 0x1000>;
  421. interrupts = <0 99 0x4>;
  422. status = "disabled";
  423. };
  424. sdi@80008000 {
  425. compatible = "arm,pl18x", "arm,primecell";
  426. reg = <0x80114000 0x1000>;
  427. interrupts = <0 100 0x4>;
  428. status = "disabled";
  429. };
  430. external-bus@50000000 {
  431. compatible = "simple-bus";
  432. reg = <0x50000000 0x4000000>;
  433. #address-cells = <1>;
  434. #size-cells = <1>;
  435. ranges = <0 0x50000000 0x4000000>;
  436. status = "disabled";
  437. };
  438. };
  439. };