setup.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278
  1. /*
  2. * Copyright (C) 2009 Renesas Solutions Corp.
  3. *
  4. * Kuninori Morimoto <morimoto.kuninori@renesas.com>
  5. *
  6. * This file is subject to the terms and conditions of the GNU General Public
  7. * License. See the file "COPYING" in the main directory of this archive
  8. * for more details.
  9. */
  10. #include <linux/init.h>
  11. #include <linux/device.h>
  12. #include <linux/platform_device.h>
  13. #include <linux/mfd/sh_mobile_sdhi.h>
  14. #include <linux/mtd/physmap.h>
  15. #include <linux/gpio.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/io.h>
  18. #include <linux/delay.h>
  19. #include <linux/usb/r8a66597.h>
  20. #include <linux/i2c.h>
  21. #include <linux/i2c/tsc2007.h>
  22. #include <linux/spi/spi.h>
  23. #include <linux/spi/sh_msiof.h>
  24. #include <linux/spi/mmc_spi.h>
  25. #include <linux/mmc/host.h>
  26. #include <linux/input.h>
  27. #include <linux/input/sh_keysc.h>
  28. #include <video/sh_mobile_lcdc.h>
  29. #include <sound/sh_fsi.h>
  30. #include <media/sh_mobile_ceu.h>
  31. #include <media/tw9910.h>
  32. #include <media/mt9t112.h>
  33. #include <asm/heartbeat.h>
  34. #include <asm/sh_eth.h>
  35. #include <asm/clock.h>
  36. #include <asm/suspend.h>
  37. #include <cpu/sh7724.h>
  38. /*
  39. * Address Interface BusWidth
  40. *-----------------------------------------
  41. * 0x0000_0000 uboot 16bit
  42. * 0x0004_0000 Linux romImage 16bit
  43. * 0x0014_0000 MTD for Linux 16bit
  44. * 0x0400_0000 Internal I/O 16/32bit
  45. * 0x0800_0000 DRAM 32bit
  46. * 0x1800_0000 MFI 16bit
  47. */
  48. /* SWITCH
  49. *------------------------------
  50. * DS2[1] = FlashROM write protect ON : write protect
  51. * OFF : No write protect
  52. * DS2[2] = RMII / TS, SCIF ON : RMII
  53. * OFF : TS, SCIF3
  54. * DS2[3] = Camera / Video ON : Camera
  55. * OFF : NTSC/PAL (IN)
  56. * DS2[5] = NTSC_OUT Clock ON : On board OSC
  57. * OFF : SH7724 DV_CLK
  58. * DS2[6-7] = MMC / SD ON-OFF : SD
  59. * OFF-ON : MMC
  60. */
  61. /* Heartbeat */
  62. static unsigned char led_pos[] = { 0, 1, 2, 3 };
  63. static struct heartbeat_data heartbeat_data = {
  64. .nr_bits = 4,
  65. .bit_pos = led_pos,
  66. };
  67. static struct resource heartbeat_resource = {
  68. .start = 0xA405012C, /* PTG */
  69. .end = 0xA405012E - 1,
  70. .flags = IORESOURCE_MEM | IORESOURCE_MEM_8BIT,
  71. };
  72. static struct platform_device heartbeat_device = {
  73. .name = "heartbeat",
  74. .id = -1,
  75. .dev = {
  76. .platform_data = &heartbeat_data,
  77. },
  78. .num_resources = 1,
  79. .resource = &heartbeat_resource,
  80. };
  81. /* MTD */
  82. static struct mtd_partition nor_flash_partitions[] = {
  83. {
  84. .name = "boot loader",
  85. .offset = 0,
  86. .size = (5 * 1024 * 1024),
  87. .mask_flags = MTD_WRITEABLE, /* force read-only */
  88. }, {
  89. .name = "free-area",
  90. .offset = MTDPART_OFS_APPEND,
  91. .size = MTDPART_SIZ_FULL,
  92. },
  93. };
  94. static struct physmap_flash_data nor_flash_data = {
  95. .width = 2,
  96. .parts = nor_flash_partitions,
  97. .nr_parts = ARRAY_SIZE(nor_flash_partitions),
  98. };
  99. static struct resource nor_flash_resources[] = {
  100. [0] = {
  101. .name = "NOR Flash",
  102. .start = 0x00000000,
  103. .end = 0x03ffffff,
  104. .flags = IORESOURCE_MEM,
  105. }
  106. };
  107. static struct platform_device nor_flash_device = {
  108. .name = "physmap-flash",
  109. .resource = nor_flash_resources,
  110. .num_resources = ARRAY_SIZE(nor_flash_resources),
  111. .dev = {
  112. .platform_data = &nor_flash_data,
  113. },
  114. };
  115. /* SH Eth */
  116. #define SH_ETH_ADDR (0xA4600000)
  117. static struct resource sh_eth_resources[] = {
  118. [0] = {
  119. .start = SH_ETH_ADDR,
  120. .end = SH_ETH_ADDR + 0x1FC,
  121. .flags = IORESOURCE_MEM,
  122. },
  123. [1] = {
  124. .start = 91,
  125. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
  126. },
  127. };
  128. struct sh_eth_plat_data sh_eth_plat = {
  129. .phy = 0x1f, /* SMSC LAN8700 */
  130. .edmac_endian = EDMAC_LITTLE_ENDIAN,
  131. .ether_link_active_low = 1
  132. };
  133. static struct platform_device sh_eth_device = {
  134. .name = "sh-eth",
  135. .id = 0,
  136. .dev = {
  137. .platform_data = &sh_eth_plat,
  138. },
  139. .num_resources = ARRAY_SIZE(sh_eth_resources),
  140. .resource = sh_eth_resources,
  141. .archdata = {
  142. .hwblk_id = HWBLK_ETHER,
  143. },
  144. };
  145. /* USB0 host */
  146. void usb0_port_power(int port, int power)
  147. {
  148. gpio_set_value(GPIO_PTB4, power);
  149. }
  150. static struct r8a66597_platdata usb0_host_data = {
  151. .on_chip = 1,
  152. .port_power = usb0_port_power,
  153. };
  154. static struct resource usb0_host_resources[] = {
  155. [0] = {
  156. .start = 0xa4d80000,
  157. .end = 0xa4d80124 - 1,
  158. .flags = IORESOURCE_MEM,
  159. },
  160. [1] = {
  161. .start = 65,
  162. .end = 65,
  163. .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
  164. },
  165. };
  166. static struct platform_device usb0_host_device = {
  167. .name = "r8a66597_hcd",
  168. .id = 0,
  169. .dev = {
  170. .dma_mask = NULL, /* not use dma */
  171. .coherent_dma_mask = 0xffffffff,
  172. .platform_data = &usb0_host_data,
  173. },
  174. .num_resources = ARRAY_SIZE(usb0_host_resources),
  175. .resource = usb0_host_resources,
  176. };
  177. /* USB1 host/function */
  178. void usb1_port_power(int port, int power)
  179. {
  180. gpio_set_value(GPIO_PTB5, power);
  181. }
  182. static struct r8a66597_platdata usb1_common_data = {
  183. .on_chip = 1,
  184. .port_power = usb1_port_power,
  185. };
  186. static struct resource usb1_common_resources[] = {
  187. [0] = {
  188. .start = 0xa4d90000,
  189. .end = 0xa4d90124 - 1,
  190. .flags = IORESOURCE_MEM,
  191. },
  192. [1] = {
  193. .start = 66,
  194. .end = 66,
  195. .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
  196. },
  197. };
  198. static struct platform_device usb1_common_device = {
  199. /* .name will be added in arch_setup */
  200. .id = 1,
  201. .dev = {
  202. .dma_mask = NULL, /* not use dma */
  203. .coherent_dma_mask = 0xffffffff,
  204. .platform_data = &usb1_common_data,
  205. },
  206. .num_resources = ARRAY_SIZE(usb1_common_resources),
  207. .resource = usb1_common_resources,
  208. };
  209. /* LCDC */
  210. static struct sh_mobile_lcdc_info lcdc_info = {
  211. .ch[0] = {
  212. .interface_type = RGB18,
  213. .chan = LCDC_CHAN_MAINLCD,
  214. .bpp = 16,
  215. .lcd_cfg = {
  216. .sync = 0, /* hsync and vsync are active low */
  217. },
  218. .lcd_size_cfg = { /* 7.0 inch */
  219. .width = 152,
  220. .height = 91,
  221. },
  222. .board_cfg = {
  223. },
  224. }
  225. };
  226. static struct resource lcdc_resources[] = {
  227. [0] = {
  228. .name = "LCDC",
  229. .start = 0xfe940000,
  230. .end = 0xfe942fff,
  231. .flags = IORESOURCE_MEM,
  232. },
  233. [1] = {
  234. .start = 106,
  235. .flags = IORESOURCE_IRQ,
  236. },
  237. };
  238. static struct platform_device lcdc_device = {
  239. .name = "sh_mobile_lcdc_fb",
  240. .num_resources = ARRAY_SIZE(lcdc_resources),
  241. .resource = lcdc_resources,
  242. .dev = {
  243. .platform_data = &lcdc_info,
  244. },
  245. .archdata = {
  246. .hwblk_id = HWBLK_LCDC,
  247. },
  248. };
  249. /* CEU0 */
  250. static struct sh_mobile_ceu_info sh_mobile_ceu0_info = {
  251. .flags = SH_CEU_FLAG_USE_8BIT_BUS,
  252. };
  253. static struct resource ceu0_resources[] = {
  254. [0] = {
  255. .name = "CEU0",
  256. .start = 0xfe910000,
  257. .end = 0xfe91009f,
  258. .flags = IORESOURCE_MEM,
  259. },
  260. [1] = {
  261. .start = 52,
  262. .flags = IORESOURCE_IRQ,
  263. },
  264. [2] = {
  265. /* place holder for contiguous memory */
  266. },
  267. };
  268. static struct platform_device ceu0_device = {
  269. .name = "sh_mobile_ceu",
  270. .id = 0, /* "ceu0" clock */
  271. .num_resources = ARRAY_SIZE(ceu0_resources),
  272. .resource = ceu0_resources,
  273. .dev = {
  274. .platform_data = &sh_mobile_ceu0_info,
  275. },
  276. .archdata = {
  277. .hwblk_id = HWBLK_CEU0,
  278. },
  279. };
  280. /* CEU1 */
  281. static struct sh_mobile_ceu_info sh_mobile_ceu1_info = {
  282. .flags = SH_CEU_FLAG_USE_8BIT_BUS,
  283. };
  284. static struct resource ceu1_resources[] = {
  285. [0] = {
  286. .name = "CEU1",
  287. .start = 0xfe914000,
  288. .end = 0xfe91409f,
  289. .flags = IORESOURCE_MEM,
  290. },
  291. [1] = {
  292. .start = 63,
  293. .flags = IORESOURCE_IRQ,
  294. },
  295. [2] = {
  296. /* place holder for contiguous memory */
  297. },
  298. };
  299. static struct platform_device ceu1_device = {
  300. .name = "sh_mobile_ceu",
  301. .id = 1, /* "ceu1" clock */
  302. .num_resources = ARRAY_SIZE(ceu1_resources),
  303. .resource = ceu1_resources,
  304. .dev = {
  305. .platform_data = &sh_mobile_ceu1_info,
  306. },
  307. .archdata = {
  308. .hwblk_id = HWBLK_CEU1,
  309. },
  310. };
  311. /* I2C device */
  312. static struct i2c_board_info i2c0_devices[] = {
  313. {
  314. I2C_BOARD_INFO("da7210", 0x1a),
  315. },
  316. };
  317. static struct i2c_board_info i2c1_devices[] = {
  318. {
  319. I2C_BOARD_INFO("r2025sd", 0x32),
  320. },
  321. {
  322. I2C_BOARD_INFO("lis3lv02d", 0x1c),
  323. .irq = 33,
  324. }
  325. };
  326. /* KEYSC */
  327. static struct sh_keysc_info keysc_info = {
  328. .mode = SH_KEYSC_MODE_1,
  329. .scan_timing = 3,
  330. .delay = 50,
  331. .kycr2_delay = 100,
  332. .keycodes = { KEY_1, 0, 0, 0, 0,
  333. KEY_2, 0, 0, 0, 0,
  334. KEY_3, 0, 0, 0, 0,
  335. KEY_4, 0, 0, 0, 0,
  336. KEY_5, 0, 0, 0, 0,
  337. KEY_6, 0, 0, 0, 0, },
  338. };
  339. static struct resource keysc_resources[] = {
  340. [0] = {
  341. .name = "KEYSC",
  342. .start = 0x044b0000,
  343. .end = 0x044b000f,
  344. .flags = IORESOURCE_MEM,
  345. },
  346. [1] = {
  347. .start = 79,
  348. .flags = IORESOURCE_IRQ,
  349. },
  350. };
  351. static struct platform_device keysc_device = {
  352. .name = "sh_keysc",
  353. .id = 0, /* keysc0 clock */
  354. .num_resources = ARRAY_SIZE(keysc_resources),
  355. .resource = keysc_resources,
  356. .dev = {
  357. .platform_data = &keysc_info,
  358. },
  359. .archdata = {
  360. .hwblk_id = HWBLK_KEYSC,
  361. },
  362. };
  363. /* TouchScreen */
  364. #define IRQ0 32
  365. static int ts_get_pendown_state(void)
  366. {
  367. int val = 0;
  368. gpio_free(GPIO_FN_INTC_IRQ0);
  369. gpio_request(GPIO_PTZ0, NULL);
  370. gpio_direction_input(GPIO_PTZ0);
  371. val = gpio_get_value(GPIO_PTZ0);
  372. gpio_free(GPIO_PTZ0);
  373. gpio_request(GPIO_FN_INTC_IRQ0, NULL);
  374. return val ? 0 : 1;
  375. }
  376. static int ts_init(void)
  377. {
  378. gpio_request(GPIO_FN_INTC_IRQ0, NULL);
  379. return 0;
  380. }
  381. struct tsc2007_platform_data tsc2007_info = {
  382. .model = 2007,
  383. .x_plate_ohms = 180,
  384. .get_pendown_state = ts_get_pendown_state,
  385. .init_platform_hw = ts_init,
  386. };
  387. static struct i2c_board_info ts_i2c_clients = {
  388. I2C_BOARD_INFO("tsc2007", 0x48),
  389. .type = "tsc2007",
  390. .platform_data = &tsc2007_info,
  391. .irq = IRQ0,
  392. };
  393. #ifdef CONFIG_MFD_SH_MOBILE_SDHI
  394. /* SHDI0 */
  395. static void sdhi0_set_pwr(struct platform_device *pdev, int state)
  396. {
  397. gpio_set_value(GPIO_PTB6, state);
  398. }
  399. static struct sh_mobile_sdhi_info sdhi0_info = {
  400. .dma_slave_tx = SHDMA_SLAVE_SDHI0_TX,
  401. .dma_slave_rx = SHDMA_SLAVE_SDHI0_RX,
  402. .set_pwr = sdhi0_set_pwr,
  403. };
  404. static struct resource sdhi0_resources[] = {
  405. [0] = {
  406. .name = "SDHI0",
  407. .start = 0x04ce0000,
  408. .end = 0x04ce01ff,
  409. .flags = IORESOURCE_MEM,
  410. },
  411. [1] = {
  412. .start = 100,
  413. .flags = IORESOURCE_IRQ,
  414. },
  415. };
  416. static struct platform_device sdhi0_device = {
  417. .name = "sh_mobile_sdhi",
  418. .num_resources = ARRAY_SIZE(sdhi0_resources),
  419. .resource = sdhi0_resources,
  420. .id = 0,
  421. .dev = {
  422. .platform_data = &sdhi0_info,
  423. },
  424. .archdata = {
  425. .hwblk_id = HWBLK_SDHI0,
  426. },
  427. };
  428. /* SHDI1 */
  429. static void sdhi1_set_pwr(struct platform_device *pdev, int state)
  430. {
  431. gpio_set_value(GPIO_PTB7, state);
  432. }
  433. static struct sh_mobile_sdhi_info sdhi1_info = {
  434. .dma_slave_tx = SHDMA_SLAVE_SDHI1_TX,
  435. .dma_slave_rx = SHDMA_SLAVE_SDHI1_RX,
  436. .set_pwr = sdhi1_set_pwr,
  437. };
  438. static struct resource sdhi1_resources[] = {
  439. [0] = {
  440. .name = "SDHI1",
  441. .start = 0x04cf0000,
  442. .end = 0x04cf01ff,
  443. .flags = IORESOURCE_MEM,
  444. },
  445. [1] = {
  446. .start = 23,
  447. .flags = IORESOURCE_IRQ,
  448. },
  449. };
  450. static struct platform_device sdhi1_device = {
  451. .name = "sh_mobile_sdhi",
  452. .num_resources = ARRAY_SIZE(sdhi1_resources),
  453. .resource = sdhi1_resources,
  454. .id = 1,
  455. .dev = {
  456. .platform_data = &sdhi1_info,
  457. },
  458. .archdata = {
  459. .hwblk_id = HWBLK_SDHI1,
  460. },
  461. };
  462. #else
  463. /* MMC SPI */
  464. static int mmc_spi_get_ro(struct device *dev)
  465. {
  466. return gpio_get_value(GPIO_PTY6);
  467. }
  468. static int mmc_spi_get_cd(struct device *dev)
  469. {
  470. return !gpio_get_value(GPIO_PTY7);
  471. }
  472. static void mmc_spi_setpower(struct device *dev, unsigned int maskval)
  473. {
  474. gpio_set_value(GPIO_PTB6, maskval ? 1 : 0);
  475. }
  476. static struct mmc_spi_platform_data mmc_spi_info = {
  477. .get_ro = mmc_spi_get_ro,
  478. .get_cd = mmc_spi_get_cd,
  479. .caps = MMC_CAP_NEEDS_POLL,
  480. .ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34, /* 3.3V only */
  481. .setpower = mmc_spi_setpower,
  482. };
  483. static struct spi_board_info spi_bus[] = {
  484. {
  485. .modalias = "mmc_spi",
  486. .platform_data = &mmc_spi_info,
  487. .max_speed_hz = 5000000,
  488. .mode = SPI_MODE_0,
  489. .controller_data = (void *) GPIO_PTM4,
  490. },
  491. };
  492. /* MSIOF0 */
  493. static struct sh_msiof_spi_info msiof0_data = {
  494. .num_chipselect = 1,
  495. };
  496. static struct resource msiof0_resources[] = {
  497. [0] = {
  498. .name = "MSIOF0",
  499. .start = 0xa4c40000,
  500. .end = 0xa4c40063,
  501. .flags = IORESOURCE_MEM,
  502. },
  503. [1] = {
  504. .start = 84,
  505. .flags = IORESOURCE_IRQ,
  506. },
  507. };
  508. static struct platform_device msiof0_device = {
  509. .name = "spi_sh_msiof",
  510. .id = 0, /* MSIOF0 */
  511. .dev = {
  512. .platform_data = &msiof0_data,
  513. },
  514. .num_resources = ARRAY_SIZE(msiof0_resources),
  515. .resource = msiof0_resources,
  516. .archdata = {
  517. .hwblk_id = HWBLK_MSIOF0,
  518. },
  519. };
  520. #endif
  521. /* I2C Video/Camera */
  522. static struct i2c_board_info i2c_camera[] = {
  523. {
  524. I2C_BOARD_INFO("tw9910", 0x45),
  525. },
  526. {
  527. /* 1st camera */
  528. I2C_BOARD_INFO("mt9t112", 0x3c),
  529. },
  530. {
  531. /* 2nd camera */
  532. I2C_BOARD_INFO("mt9t112", 0x3c),
  533. },
  534. };
  535. /* tw9910 */
  536. static int tw9910_power(struct device *dev, int mode)
  537. {
  538. int val = mode ? 0 : 1;
  539. gpio_set_value(GPIO_PTU2, val);
  540. if (mode)
  541. mdelay(100);
  542. return 0;
  543. }
  544. static struct tw9910_video_info tw9910_info = {
  545. .buswidth = SOCAM_DATAWIDTH_8,
  546. .mpout = TW9910_MPO_FIELD,
  547. };
  548. static struct soc_camera_link tw9910_link = {
  549. .i2c_adapter_id = 0,
  550. .bus_id = 1,
  551. .power = tw9910_power,
  552. .board_info = &i2c_camera[0],
  553. .module_name = "tw9910",
  554. .priv = &tw9910_info,
  555. };
  556. /* mt9t112 */
  557. static int mt9t112_power1(struct device *dev, int mode)
  558. {
  559. gpio_set_value(GPIO_PTA3, mode);
  560. if (mode)
  561. mdelay(100);
  562. return 0;
  563. }
  564. static struct mt9t112_camera_info mt9t112_info1 = {
  565. .flags = MT9T112_FLAG_PCLK_RISING_EDGE | MT9T112_FLAG_DATAWIDTH_8,
  566. .divider = { 0x49, 0x6, 0, 6, 0, 9, 9, 6, 0 }, /* for 24MHz */
  567. };
  568. static struct soc_camera_link mt9t112_link1 = {
  569. .i2c_adapter_id = 0,
  570. .power = mt9t112_power1,
  571. .bus_id = 0,
  572. .board_info = &i2c_camera[1],
  573. .module_name = "mt9t112",
  574. .priv = &mt9t112_info1,
  575. };
  576. static int mt9t112_power2(struct device *dev, int mode)
  577. {
  578. gpio_set_value(GPIO_PTA4, mode);
  579. if (mode)
  580. mdelay(100);
  581. return 0;
  582. }
  583. static struct mt9t112_camera_info mt9t112_info2 = {
  584. .flags = MT9T112_FLAG_PCLK_RISING_EDGE | MT9T112_FLAG_DATAWIDTH_8,
  585. .divider = { 0x49, 0x6, 0, 6, 0, 9, 9, 6, 0 }, /* for 24MHz */
  586. };
  587. static struct soc_camera_link mt9t112_link2 = {
  588. .i2c_adapter_id = 1,
  589. .power = mt9t112_power2,
  590. .bus_id = 1,
  591. .board_info = &i2c_camera[2],
  592. .module_name = "mt9t112",
  593. .priv = &mt9t112_info2,
  594. };
  595. static struct platform_device camera_devices[] = {
  596. {
  597. .name = "soc-camera-pdrv",
  598. .id = 0,
  599. .dev = {
  600. .platform_data = &tw9910_link,
  601. },
  602. },
  603. {
  604. .name = "soc-camera-pdrv",
  605. .id = 1,
  606. .dev = {
  607. .platform_data = &mt9t112_link1,
  608. },
  609. },
  610. {
  611. .name = "soc-camera-pdrv",
  612. .id = 2,
  613. .dev = {
  614. .platform_data = &mt9t112_link2,
  615. },
  616. },
  617. };
  618. /* FSI */
  619. /*
  620. * FSI-B use external clock which came from da7210.
  621. * So, we should change parent of fsi
  622. */
  623. #define FCLKBCR 0xa415000c
  624. static void fsimck_init(struct clk *clk)
  625. {
  626. u32 status = __raw_readl(clk->enable_reg);
  627. /* use external clock */
  628. status &= ~0x000000ff;
  629. status |= 0x00000080;
  630. __raw_writel(status, clk->enable_reg);
  631. }
  632. static struct clk_ops fsimck_clk_ops = {
  633. .init = fsimck_init,
  634. };
  635. static struct clk fsimckb_clk = {
  636. .ops = &fsimck_clk_ops,
  637. .enable_reg = (void __iomem *)FCLKBCR,
  638. .rate = 0, /* unknown */
  639. };
  640. struct sh_fsi_platform_info fsi_info = {
  641. .portb_flags = SH_FSI_BRS_INV |
  642. SH_FSI_OUT_SLAVE_MODE |
  643. SH_FSI_IN_SLAVE_MODE |
  644. SH_FSI_OFMT(I2S) |
  645. SH_FSI_IFMT(I2S),
  646. };
  647. static struct resource fsi_resources[] = {
  648. [0] = {
  649. .name = "FSI",
  650. .start = 0xFE3C0000,
  651. .end = 0xFE3C021d,
  652. .flags = IORESOURCE_MEM,
  653. },
  654. [1] = {
  655. .start = 108,
  656. .flags = IORESOURCE_IRQ,
  657. },
  658. };
  659. static struct platform_device fsi_device = {
  660. .name = "sh_fsi",
  661. .id = 0,
  662. .num_resources = ARRAY_SIZE(fsi_resources),
  663. .resource = fsi_resources,
  664. .dev = {
  665. .platform_data = &fsi_info,
  666. },
  667. .archdata = {
  668. .hwblk_id = HWBLK_SPU, /* FSI needs SPU hwblk */
  669. },
  670. };
  671. /* IrDA */
  672. static struct resource irda_resources[] = {
  673. [0] = {
  674. .name = "IrDA",
  675. .start = 0xA45D0000,
  676. .end = 0xA45D0049,
  677. .flags = IORESOURCE_MEM,
  678. },
  679. [1] = {
  680. .start = 20,
  681. .flags = IORESOURCE_IRQ,
  682. },
  683. };
  684. static struct platform_device irda_device = {
  685. .name = "sh_sir",
  686. .num_resources = ARRAY_SIZE(irda_resources),
  687. .resource = irda_resources,
  688. };
  689. #include <media/ak881x.h>
  690. #include <media/sh_vou.h>
  691. struct ak881x_pdata ak881x_pdata = {
  692. .flags = AK881X_IF_MODE_SLAVE,
  693. };
  694. static struct i2c_board_info ak8813 = {
  695. I2C_BOARD_INFO("ak8813", 0x20),
  696. .platform_data = &ak881x_pdata,
  697. };
  698. struct sh_vou_pdata sh_vou_pdata = {
  699. .bus_fmt = SH_VOU_BUS_8BIT,
  700. .flags = SH_VOU_HSYNC_LOW | SH_VOU_VSYNC_LOW,
  701. .board_info = &ak8813,
  702. .i2c_adap = 0,
  703. .module_name = "ak881x",
  704. };
  705. static struct resource sh_vou_resources[] = {
  706. [0] = {
  707. .start = 0xfe960000,
  708. .end = 0xfe962043,
  709. .flags = IORESOURCE_MEM,
  710. },
  711. [1] = {
  712. .start = 55,
  713. .flags = IORESOURCE_IRQ,
  714. },
  715. };
  716. static struct platform_device vou_device = {
  717. .name = "sh-vou",
  718. .id = -1,
  719. .num_resources = ARRAY_SIZE(sh_vou_resources),
  720. .resource = sh_vou_resources,
  721. .dev = {
  722. .platform_data = &sh_vou_pdata,
  723. },
  724. .archdata = {
  725. .hwblk_id = HWBLK_VOU,
  726. },
  727. };
  728. static struct platform_device *ecovec_devices[] __initdata = {
  729. &heartbeat_device,
  730. &nor_flash_device,
  731. &sh_eth_device,
  732. &usb0_host_device,
  733. &usb1_common_device,
  734. &lcdc_device,
  735. &ceu0_device,
  736. &ceu1_device,
  737. &keysc_device,
  738. #ifdef CONFIG_MFD_SH_MOBILE_SDHI
  739. &sdhi0_device,
  740. &sdhi1_device,
  741. #else
  742. &msiof0_device,
  743. #endif
  744. &camera_devices[0],
  745. &camera_devices[1],
  746. &camera_devices[2],
  747. &fsi_device,
  748. &irda_device,
  749. &vou_device,
  750. };
  751. #ifdef CONFIG_I2C
  752. #define EEPROM_ADDR 0x50
  753. static u8 mac_read(struct i2c_adapter *a, u8 command)
  754. {
  755. struct i2c_msg msg[2];
  756. u8 buf;
  757. int ret;
  758. msg[0].addr = EEPROM_ADDR;
  759. msg[0].flags = 0;
  760. msg[0].len = 1;
  761. msg[0].buf = &command;
  762. msg[1].addr = EEPROM_ADDR;
  763. msg[1].flags = I2C_M_RD;
  764. msg[1].len = 1;
  765. msg[1].buf = &buf;
  766. ret = i2c_transfer(a, msg, 2);
  767. if (ret < 0) {
  768. printk(KERN_ERR "error %d\n", ret);
  769. buf = 0xff;
  770. }
  771. return buf;
  772. }
  773. static void __init sh_eth_init(struct sh_eth_plat_data *pd)
  774. {
  775. struct i2c_adapter *a = i2c_get_adapter(1);
  776. int i;
  777. if (!a) {
  778. pr_err("can not get I2C 1\n");
  779. return;
  780. }
  781. /* read MAC address frome EEPROM */
  782. for (i = 0; i < sizeof(pd->mac_addr); i++) {
  783. pd->mac_addr[i] = mac_read(a, 0x10 + i);
  784. msleep(10);
  785. }
  786. i2c_put_adapter(a);
  787. }
  788. #else
  789. static void __init sh_eth_init(struct sh_eth_plat_data *pd)
  790. {
  791. pr_err("unable to read sh_eth MAC address\n");
  792. }
  793. #endif
  794. #define PORT_HIZA 0xA4050158
  795. #define IODRIVEA 0xA405018A
  796. extern char ecovec24_sdram_enter_start;
  797. extern char ecovec24_sdram_enter_end;
  798. extern char ecovec24_sdram_leave_start;
  799. extern char ecovec24_sdram_leave_end;
  800. static int __init arch_setup(void)
  801. {
  802. struct clk *clk;
  803. /* register board specific self-refresh code */
  804. sh_mobile_register_self_refresh(SUSP_SH_STANDBY | SUSP_SH_SF |
  805. SUSP_SH_RSTANDBY,
  806. &ecovec24_sdram_enter_start,
  807. &ecovec24_sdram_enter_end,
  808. &ecovec24_sdram_leave_start,
  809. &ecovec24_sdram_leave_end);
  810. /* enable STATUS0, STATUS2 and PDSTATUS */
  811. gpio_request(GPIO_FN_STATUS0, NULL);
  812. gpio_request(GPIO_FN_STATUS2, NULL);
  813. gpio_request(GPIO_FN_PDSTATUS, NULL);
  814. /* enable SCIFA0 */
  815. gpio_request(GPIO_FN_SCIF0_TXD, NULL);
  816. gpio_request(GPIO_FN_SCIF0_RXD, NULL);
  817. /* enable debug LED */
  818. gpio_request(GPIO_PTG0, NULL);
  819. gpio_request(GPIO_PTG1, NULL);
  820. gpio_request(GPIO_PTG2, NULL);
  821. gpio_request(GPIO_PTG3, NULL);
  822. gpio_direction_output(GPIO_PTG0, 0);
  823. gpio_direction_output(GPIO_PTG1, 0);
  824. gpio_direction_output(GPIO_PTG2, 0);
  825. gpio_direction_output(GPIO_PTG3, 0);
  826. __raw_writew((__raw_readw(PORT_HIZA) & ~(0x1 << 1)) , PORT_HIZA);
  827. /* enable SH-Eth */
  828. gpio_request(GPIO_PTA1, NULL);
  829. gpio_direction_output(GPIO_PTA1, 1);
  830. mdelay(20);
  831. gpio_request(GPIO_FN_RMII_RXD0, NULL);
  832. gpio_request(GPIO_FN_RMII_RXD1, NULL);
  833. gpio_request(GPIO_FN_RMII_TXD0, NULL);
  834. gpio_request(GPIO_FN_RMII_TXD1, NULL);
  835. gpio_request(GPIO_FN_RMII_REF_CLK, NULL);
  836. gpio_request(GPIO_FN_RMII_TX_EN, NULL);
  837. gpio_request(GPIO_FN_RMII_RX_ER, NULL);
  838. gpio_request(GPIO_FN_RMII_CRS_DV, NULL);
  839. gpio_request(GPIO_FN_MDIO, NULL);
  840. gpio_request(GPIO_FN_MDC, NULL);
  841. gpio_request(GPIO_FN_LNKSTA, NULL);
  842. /* enable USB */
  843. __raw_writew(0x0000, 0xA4D80000);
  844. __raw_writew(0x0000, 0xA4D90000);
  845. gpio_request(GPIO_PTB3, NULL);
  846. gpio_request(GPIO_PTB4, NULL);
  847. gpio_request(GPIO_PTB5, NULL);
  848. gpio_direction_input(GPIO_PTB3);
  849. gpio_direction_output(GPIO_PTB4, 0);
  850. gpio_direction_output(GPIO_PTB5, 0);
  851. __raw_writew(0x0600, 0xa40501d4);
  852. __raw_writew(0x0600, 0xa4050192);
  853. if (gpio_get_value(GPIO_PTB3)) {
  854. printk(KERN_INFO "USB1 function is selected\n");
  855. usb1_common_device.name = "r8a66597_udc";
  856. } else {
  857. printk(KERN_INFO "USB1 host is selected\n");
  858. usb1_common_device.name = "r8a66597_hcd";
  859. }
  860. /* enable LCDC */
  861. gpio_request(GPIO_FN_LCDD23, NULL);
  862. gpio_request(GPIO_FN_LCDD22, NULL);
  863. gpio_request(GPIO_FN_LCDD21, NULL);
  864. gpio_request(GPIO_FN_LCDD20, NULL);
  865. gpio_request(GPIO_FN_LCDD19, NULL);
  866. gpio_request(GPIO_FN_LCDD18, NULL);
  867. gpio_request(GPIO_FN_LCDD17, NULL);
  868. gpio_request(GPIO_FN_LCDD16, NULL);
  869. gpio_request(GPIO_FN_LCDD15, NULL);
  870. gpio_request(GPIO_FN_LCDD14, NULL);
  871. gpio_request(GPIO_FN_LCDD13, NULL);
  872. gpio_request(GPIO_FN_LCDD12, NULL);
  873. gpio_request(GPIO_FN_LCDD11, NULL);
  874. gpio_request(GPIO_FN_LCDD10, NULL);
  875. gpio_request(GPIO_FN_LCDD9, NULL);
  876. gpio_request(GPIO_FN_LCDD8, NULL);
  877. gpio_request(GPIO_FN_LCDD7, NULL);
  878. gpio_request(GPIO_FN_LCDD6, NULL);
  879. gpio_request(GPIO_FN_LCDD5, NULL);
  880. gpio_request(GPIO_FN_LCDD4, NULL);
  881. gpio_request(GPIO_FN_LCDD3, NULL);
  882. gpio_request(GPIO_FN_LCDD2, NULL);
  883. gpio_request(GPIO_FN_LCDD1, NULL);
  884. gpio_request(GPIO_FN_LCDD0, NULL);
  885. gpio_request(GPIO_FN_LCDDISP, NULL);
  886. gpio_request(GPIO_FN_LCDHSYN, NULL);
  887. gpio_request(GPIO_FN_LCDDCK, NULL);
  888. gpio_request(GPIO_FN_LCDVSYN, NULL);
  889. gpio_request(GPIO_FN_LCDDON, NULL);
  890. gpio_request(GPIO_FN_LCDLCLK, NULL);
  891. __raw_writew((__raw_readw(PORT_HIZA) & ~0x0001), PORT_HIZA);
  892. gpio_request(GPIO_PTE6, NULL);
  893. gpio_request(GPIO_PTU1, NULL);
  894. gpio_request(GPIO_PTR1, NULL);
  895. gpio_request(GPIO_PTA2, NULL);
  896. gpio_direction_input(GPIO_PTE6);
  897. gpio_direction_output(GPIO_PTU1, 0);
  898. gpio_direction_output(GPIO_PTR1, 0);
  899. gpio_direction_output(GPIO_PTA2, 0);
  900. /* I/O buffer drive ability is high */
  901. __raw_writew((__raw_readw(IODRIVEA) & ~0x00c0) | 0x0080 , IODRIVEA);
  902. if (gpio_get_value(GPIO_PTE6)) {
  903. /* DVI */
  904. lcdc_info.clock_source = LCDC_CLK_EXTERNAL;
  905. lcdc_info.ch[0].clock_divider = 1,
  906. lcdc_info.ch[0].lcd_cfg.name = "DVI";
  907. lcdc_info.ch[0].lcd_cfg.xres = 1280;
  908. lcdc_info.ch[0].lcd_cfg.yres = 720;
  909. lcdc_info.ch[0].lcd_cfg.left_margin = 220;
  910. lcdc_info.ch[0].lcd_cfg.right_margin = 110;
  911. lcdc_info.ch[0].lcd_cfg.hsync_len = 40;
  912. lcdc_info.ch[0].lcd_cfg.upper_margin = 20;
  913. lcdc_info.ch[0].lcd_cfg.lower_margin = 5;
  914. lcdc_info.ch[0].lcd_cfg.vsync_len = 5;
  915. gpio_set_value(GPIO_PTA2, 1);
  916. gpio_set_value(GPIO_PTU1, 1);
  917. } else {
  918. /* Panel */
  919. lcdc_info.clock_source = LCDC_CLK_PERIPHERAL;
  920. lcdc_info.ch[0].clock_divider = 2,
  921. lcdc_info.ch[0].lcd_cfg.name = "Panel";
  922. lcdc_info.ch[0].lcd_cfg.xres = 800;
  923. lcdc_info.ch[0].lcd_cfg.yres = 480;
  924. lcdc_info.ch[0].lcd_cfg.left_margin = 220;
  925. lcdc_info.ch[0].lcd_cfg.right_margin = 110;
  926. lcdc_info.ch[0].lcd_cfg.hsync_len = 70;
  927. lcdc_info.ch[0].lcd_cfg.upper_margin = 20;
  928. lcdc_info.ch[0].lcd_cfg.lower_margin = 5;
  929. lcdc_info.ch[0].lcd_cfg.vsync_len = 5;
  930. gpio_set_value(GPIO_PTR1, 1);
  931. /* FIXME
  932. *
  933. * LCDDON control is needed for Panel,
  934. * but current sh_mobile_lcdc driver doesn't control it.
  935. * It is temporary correspondence
  936. */
  937. gpio_request(GPIO_PTF4, NULL);
  938. gpio_direction_output(GPIO_PTF4, 1);
  939. /* enable TouchScreen */
  940. i2c_register_board_info(0, &ts_i2c_clients, 1);
  941. set_irq_type(IRQ0, IRQ_TYPE_LEVEL_LOW);
  942. }
  943. /* enable CEU0 */
  944. gpio_request(GPIO_FN_VIO0_D15, NULL);
  945. gpio_request(GPIO_FN_VIO0_D14, NULL);
  946. gpio_request(GPIO_FN_VIO0_D13, NULL);
  947. gpio_request(GPIO_FN_VIO0_D12, NULL);
  948. gpio_request(GPIO_FN_VIO0_D11, NULL);
  949. gpio_request(GPIO_FN_VIO0_D10, NULL);
  950. gpio_request(GPIO_FN_VIO0_D9, NULL);
  951. gpio_request(GPIO_FN_VIO0_D8, NULL);
  952. gpio_request(GPIO_FN_VIO0_D7, NULL);
  953. gpio_request(GPIO_FN_VIO0_D6, NULL);
  954. gpio_request(GPIO_FN_VIO0_D5, NULL);
  955. gpio_request(GPIO_FN_VIO0_D4, NULL);
  956. gpio_request(GPIO_FN_VIO0_D3, NULL);
  957. gpio_request(GPIO_FN_VIO0_D2, NULL);
  958. gpio_request(GPIO_FN_VIO0_D1, NULL);
  959. gpio_request(GPIO_FN_VIO0_D0, NULL);
  960. gpio_request(GPIO_FN_VIO0_VD, NULL);
  961. gpio_request(GPIO_FN_VIO0_CLK, NULL);
  962. gpio_request(GPIO_FN_VIO0_FLD, NULL);
  963. gpio_request(GPIO_FN_VIO0_HD, NULL);
  964. platform_resource_setup_memory(&ceu0_device, "ceu0", 4 << 20);
  965. /* enable CEU1 */
  966. gpio_request(GPIO_FN_VIO1_D7, NULL);
  967. gpio_request(GPIO_FN_VIO1_D6, NULL);
  968. gpio_request(GPIO_FN_VIO1_D5, NULL);
  969. gpio_request(GPIO_FN_VIO1_D4, NULL);
  970. gpio_request(GPIO_FN_VIO1_D3, NULL);
  971. gpio_request(GPIO_FN_VIO1_D2, NULL);
  972. gpio_request(GPIO_FN_VIO1_D1, NULL);
  973. gpio_request(GPIO_FN_VIO1_D0, NULL);
  974. gpio_request(GPIO_FN_VIO1_FLD, NULL);
  975. gpio_request(GPIO_FN_VIO1_HD, NULL);
  976. gpio_request(GPIO_FN_VIO1_VD, NULL);
  977. gpio_request(GPIO_FN_VIO1_CLK, NULL);
  978. platform_resource_setup_memory(&ceu1_device, "ceu1", 4 << 20);
  979. /* enable KEYSC */
  980. gpio_request(GPIO_FN_KEYOUT5_IN5, NULL);
  981. gpio_request(GPIO_FN_KEYOUT4_IN6, NULL);
  982. gpio_request(GPIO_FN_KEYOUT3, NULL);
  983. gpio_request(GPIO_FN_KEYOUT2, NULL);
  984. gpio_request(GPIO_FN_KEYOUT1, NULL);
  985. gpio_request(GPIO_FN_KEYOUT0, NULL);
  986. gpio_request(GPIO_FN_KEYIN0, NULL);
  987. /* enable user debug switch */
  988. gpio_request(GPIO_PTR0, NULL);
  989. gpio_request(GPIO_PTR4, NULL);
  990. gpio_request(GPIO_PTR5, NULL);
  991. gpio_request(GPIO_PTR6, NULL);
  992. gpio_direction_input(GPIO_PTR0);
  993. gpio_direction_input(GPIO_PTR4);
  994. gpio_direction_input(GPIO_PTR5);
  995. gpio_direction_input(GPIO_PTR6);
  996. #ifdef CONFIG_MFD_SH_MOBILE_SDHI
  997. /* enable SDHI0 on CN11 (needs DS2.4 set to ON) */
  998. gpio_request(GPIO_FN_SDHI0CD, NULL);
  999. gpio_request(GPIO_FN_SDHI0WP, NULL);
  1000. gpio_request(GPIO_FN_SDHI0CMD, NULL);
  1001. gpio_request(GPIO_FN_SDHI0CLK, NULL);
  1002. gpio_request(GPIO_FN_SDHI0D3, NULL);
  1003. gpio_request(GPIO_FN_SDHI0D2, NULL);
  1004. gpio_request(GPIO_FN_SDHI0D1, NULL);
  1005. gpio_request(GPIO_FN_SDHI0D0, NULL);
  1006. gpio_request(GPIO_PTB6, NULL);
  1007. gpio_direction_output(GPIO_PTB6, 0);
  1008. /* enable SDHI1 on CN12 (needs DS2.6,7 set to ON,OFF) */
  1009. gpio_request(GPIO_FN_SDHI1CD, NULL);
  1010. gpio_request(GPIO_FN_SDHI1WP, NULL);
  1011. gpio_request(GPIO_FN_SDHI1CMD, NULL);
  1012. gpio_request(GPIO_FN_SDHI1CLK, NULL);
  1013. gpio_request(GPIO_FN_SDHI1D3, NULL);
  1014. gpio_request(GPIO_FN_SDHI1D2, NULL);
  1015. gpio_request(GPIO_FN_SDHI1D1, NULL);
  1016. gpio_request(GPIO_FN_SDHI1D0, NULL);
  1017. gpio_request(GPIO_PTB7, NULL);
  1018. gpio_direction_output(GPIO_PTB7, 0);
  1019. /* I/O buffer drive ability is high for SDHI1 */
  1020. __raw_writew((__raw_readw(IODRIVEA) & ~0x3000) | 0x2000 , IODRIVEA);
  1021. #else
  1022. /* enable MSIOF0 on CN11 (needs DS2.4 set to OFF) */
  1023. gpio_request(GPIO_FN_MSIOF0_TXD, NULL);
  1024. gpio_request(GPIO_FN_MSIOF0_RXD, NULL);
  1025. gpio_request(GPIO_FN_MSIOF0_TSCK, NULL);
  1026. gpio_request(GPIO_PTM4, NULL); /* software CS control of TSYNC pin */
  1027. gpio_direction_output(GPIO_PTM4, 1); /* active low CS */
  1028. gpio_request(GPIO_PTB6, NULL); /* 3.3V power control */
  1029. gpio_direction_output(GPIO_PTB6, 0); /* disable power by default */
  1030. gpio_request(GPIO_PTY6, NULL); /* write protect */
  1031. gpio_direction_input(GPIO_PTY6);
  1032. gpio_request(GPIO_PTY7, NULL); /* card detect */
  1033. gpio_direction_input(GPIO_PTY7);
  1034. spi_register_board_info(spi_bus, ARRAY_SIZE(spi_bus));
  1035. #endif
  1036. /* enable Video */
  1037. gpio_request(GPIO_PTU2, NULL);
  1038. gpio_direction_output(GPIO_PTU2, 1);
  1039. /* enable Camera */
  1040. gpio_request(GPIO_PTA3, NULL);
  1041. gpio_request(GPIO_PTA4, NULL);
  1042. gpio_direction_output(GPIO_PTA3, 0);
  1043. gpio_direction_output(GPIO_PTA4, 0);
  1044. /* enable FSI */
  1045. gpio_request(GPIO_FN_FSIMCKB, NULL);
  1046. gpio_request(GPIO_FN_FSIIBSD, NULL);
  1047. gpio_request(GPIO_FN_FSIOBSD, NULL);
  1048. gpio_request(GPIO_FN_FSIIBBCK, NULL);
  1049. gpio_request(GPIO_FN_FSIIBLRCK, NULL);
  1050. gpio_request(GPIO_FN_FSIOBBCK, NULL);
  1051. gpio_request(GPIO_FN_FSIOBLRCK, NULL);
  1052. gpio_request(GPIO_FN_CLKAUDIOBO, NULL);
  1053. /* set SPU2 clock to 83.4 MHz */
  1054. clk = clk_get(NULL, "spu_clk");
  1055. if (clk) {
  1056. clk_set_rate(clk, clk_round_rate(clk, 83333333));
  1057. clk_put(clk);
  1058. }
  1059. /* change parent of FSI B */
  1060. clk = clk_get(NULL, "fsib_clk");
  1061. if (clk) {
  1062. clk_register(&fsimckb_clk);
  1063. clk_set_parent(clk, &fsimckb_clk);
  1064. clk_set_rate(clk, 11000);
  1065. clk_set_rate(&fsimckb_clk, 11000);
  1066. clk_put(clk);
  1067. }
  1068. gpio_request(GPIO_PTU0, NULL);
  1069. gpio_direction_output(GPIO_PTU0, 0);
  1070. mdelay(20);
  1071. /* enable motion sensor */
  1072. gpio_request(GPIO_FN_INTC_IRQ1, NULL);
  1073. gpio_direction_input(GPIO_FN_INTC_IRQ1);
  1074. /* set VPU clock to 166 MHz */
  1075. clk = clk_get(NULL, "vpu_clk");
  1076. if (clk) {
  1077. clk_set_rate(clk, clk_round_rate(clk, 166000000));
  1078. clk_put(clk);
  1079. }
  1080. /* enable IrDA */
  1081. gpio_request(GPIO_FN_IRDA_OUT, NULL);
  1082. gpio_request(GPIO_FN_IRDA_IN, NULL);
  1083. gpio_request(GPIO_PTU5, NULL);
  1084. gpio_direction_output(GPIO_PTU5, 0);
  1085. /* enable I2C device */
  1086. i2c_register_board_info(0, i2c0_devices,
  1087. ARRAY_SIZE(i2c0_devices));
  1088. i2c_register_board_info(1, i2c1_devices,
  1089. ARRAY_SIZE(i2c1_devices));
  1090. /* VOU */
  1091. gpio_request(GPIO_FN_DV_D15, NULL);
  1092. gpio_request(GPIO_FN_DV_D14, NULL);
  1093. gpio_request(GPIO_FN_DV_D13, NULL);
  1094. gpio_request(GPIO_FN_DV_D12, NULL);
  1095. gpio_request(GPIO_FN_DV_D11, NULL);
  1096. gpio_request(GPIO_FN_DV_D10, NULL);
  1097. gpio_request(GPIO_FN_DV_D9, NULL);
  1098. gpio_request(GPIO_FN_DV_D8, NULL);
  1099. gpio_request(GPIO_FN_DV_CLKI, NULL);
  1100. gpio_request(GPIO_FN_DV_CLK, NULL);
  1101. gpio_request(GPIO_FN_DV_VSYNC, NULL);
  1102. gpio_request(GPIO_FN_DV_HSYNC, NULL);
  1103. /* AK8813 power / reset sequence */
  1104. gpio_request(GPIO_PTG4, NULL);
  1105. gpio_request(GPIO_PTU3, NULL);
  1106. /* Reset */
  1107. gpio_direction_output(GPIO_PTG4, 0);
  1108. /* Power down */
  1109. gpio_direction_output(GPIO_PTU3, 1);
  1110. udelay(10);
  1111. /* Power up, reset */
  1112. gpio_set_value(GPIO_PTU3, 0);
  1113. udelay(10);
  1114. /* Remove reset */
  1115. gpio_set_value(GPIO_PTG4, 1);
  1116. return platform_add_devices(ecovec_devices,
  1117. ARRAY_SIZE(ecovec_devices));
  1118. }
  1119. arch_initcall(arch_setup);
  1120. static int __init devices_setup(void)
  1121. {
  1122. sh_eth_init(&sh_eth_plat);
  1123. return 0;
  1124. }
  1125. device_initcall(devices_setup);
  1126. static struct sh_machine_vector mv_ecovec __initmv = {
  1127. .mv_name = "R0P7724 (EcoVec)",
  1128. };