rtc-ds1307.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568
  1. /*
  2. * rtc-ds1307.c - RTC driver for some mostly-compatible I2C chips.
  3. *
  4. * Copyright (C) 2005 James Chapman (ds1337 core)
  5. * Copyright (C) 2006 David Brownell
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/slab.h>
  14. #include <linux/i2c.h>
  15. #include <linux/string.h>
  16. #include <linux/rtc.h>
  17. #include <linux/bcd.h>
  18. /* We can't determine type by probing, but if we expect pre-Linux code
  19. * to have set the chip up as a clock (turning on the oscillator and
  20. * setting the date and time), Linux can ignore the non-clock features.
  21. * That's a natural job for a factory or repair bench.
  22. *
  23. * This is currently a simple no-alarms driver. If your board has the
  24. * alarm irq wired up on a ds1337 or ds1339, and you want to use that,
  25. * then look at the rtc-rs5c372 driver for code to steal...
  26. */
  27. enum ds_type {
  28. ds_1307,
  29. ds_1337,
  30. ds_1338,
  31. ds_1339,
  32. ds_1340,
  33. m41t00,
  34. // rs5c372 too? different address...
  35. };
  36. /* RTC registers don't differ much, except for the century flag */
  37. #define DS1307_REG_SECS 0x00 /* 00-59 */
  38. # define DS1307_BIT_CH 0x80
  39. # define DS1340_BIT_nEOSC 0x80
  40. #define DS1307_REG_MIN 0x01 /* 00-59 */
  41. #define DS1307_REG_HOUR 0x02 /* 00-23, or 1-12{am,pm} */
  42. # define DS1307_BIT_12HR 0x40 /* in REG_HOUR */
  43. # define DS1307_BIT_PM 0x20 /* in REG_HOUR */
  44. # define DS1340_BIT_CENTURY_EN 0x80 /* in REG_HOUR */
  45. # define DS1340_BIT_CENTURY 0x40 /* in REG_HOUR */
  46. #define DS1307_REG_WDAY 0x03 /* 01-07 */
  47. #define DS1307_REG_MDAY 0x04 /* 01-31 */
  48. #define DS1307_REG_MONTH 0x05 /* 01-12 */
  49. # define DS1337_BIT_CENTURY 0x80 /* in REG_MONTH */
  50. #define DS1307_REG_YEAR 0x06 /* 00-99 */
  51. /* Other registers (control, status, alarms, trickle charge, NVRAM, etc)
  52. * start at 7, and they differ a LOT. Only control and status matter for
  53. * basic RTC date and time functionality; be careful using them.
  54. */
  55. #define DS1307_REG_CONTROL 0x07 /* or ds1338 */
  56. # define DS1307_BIT_OUT 0x80
  57. # define DS1338_BIT_OSF 0x20
  58. # define DS1307_BIT_SQWE 0x10
  59. # define DS1307_BIT_RS1 0x02
  60. # define DS1307_BIT_RS0 0x01
  61. #define DS1337_REG_CONTROL 0x0e
  62. # define DS1337_BIT_nEOSC 0x80
  63. # define DS1337_BIT_RS2 0x10
  64. # define DS1337_BIT_RS1 0x08
  65. # define DS1337_BIT_INTCN 0x04
  66. # define DS1337_BIT_A2IE 0x02
  67. # define DS1337_BIT_A1IE 0x01
  68. #define DS1340_REG_CONTROL 0x07
  69. # define DS1340_BIT_OUT 0x80
  70. # define DS1340_BIT_FT 0x40
  71. # define DS1340_BIT_CALIB_SIGN 0x20
  72. # define DS1340_M_CALIBRATION 0x1f
  73. #define DS1340_REG_FLAG 0x09
  74. # define DS1340_BIT_OSF 0x80
  75. #define DS1337_REG_STATUS 0x0f
  76. # define DS1337_BIT_OSF 0x80
  77. # define DS1337_BIT_A2I 0x02
  78. # define DS1337_BIT_A1I 0x01
  79. #define DS1339_REG_TRICKLE 0x10
  80. struct ds1307 {
  81. u8 reg_addr;
  82. bool has_nvram;
  83. u8 regs[8];
  84. enum ds_type type;
  85. struct i2c_msg msg[2];
  86. struct i2c_client *client;
  87. struct i2c_client dev;
  88. struct rtc_device *rtc;
  89. };
  90. struct chip_desc {
  91. char name[9];
  92. unsigned nvram56:1;
  93. unsigned alarm:1;
  94. enum ds_type type;
  95. };
  96. static const struct chip_desc chips[] = { {
  97. .name = "ds1307",
  98. .type = ds_1307,
  99. .nvram56 = 1,
  100. }, {
  101. .name = "ds1337",
  102. .type = ds_1337,
  103. .alarm = 1,
  104. }, {
  105. .name = "ds1338",
  106. .type = ds_1338,
  107. .nvram56 = 1,
  108. }, {
  109. .name = "ds1339",
  110. .type = ds_1339,
  111. .alarm = 1,
  112. }, {
  113. .name = "ds1340",
  114. .type = ds_1340,
  115. }, {
  116. .name = "m41t00",
  117. .type = m41t00,
  118. }, };
  119. static inline const struct chip_desc *find_chip(const char *s)
  120. {
  121. unsigned i;
  122. for (i = 0; i < ARRAY_SIZE(chips); i++)
  123. if (strnicmp(s, chips[i].name, sizeof chips[i].name) == 0)
  124. return &chips[i];
  125. return NULL;
  126. }
  127. static int ds1307_get_time(struct device *dev, struct rtc_time *t)
  128. {
  129. struct ds1307 *ds1307 = dev_get_drvdata(dev);
  130. int tmp;
  131. /* read the RTC date and time registers all at once */
  132. ds1307->msg[1].flags = I2C_M_RD;
  133. ds1307->msg[1].len = 7;
  134. tmp = i2c_transfer(to_i2c_adapter(ds1307->client->dev.parent),
  135. ds1307->msg, 2);
  136. if (tmp != 2) {
  137. dev_err(dev, "%s error %d\n", "read", tmp);
  138. return -EIO;
  139. }
  140. dev_dbg(dev, "%s: %02x %02x %02x %02x %02x %02x %02x\n",
  141. "read",
  142. ds1307->regs[0], ds1307->regs[1],
  143. ds1307->regs[2], ds1307->regs[3],
  144. ds1307->regs[4], ds1307->regs[5],
  145. ds1307->regs[6]);
  146. t->tm_sec = BCD2BIN(ds1307->regs[DS1307_REG_SECS] & 0x7f);
  147. t->tm_min = BCD2BIN(ds1307->regs[DS1307_REG_MIN] & 0x7f);
  148. tmp = ds1307->regs[DS1307_REG_HOUR] & 0x3f;
  149. t->tm_hour = BCD2BIN(tmp);
  150. t->tm_wday = BCD2BIN(ds1307->regs[DS1307_REG_WDAY] & 0x07) - 1;
  151. t->tm_mday = BCD2BIN(ds1307->regs[DS1307_REG_MDAY] & 0x3f);
  152. tmp = ds1307->regs[DS1307_REG_MONTH] & 0x1f;
  153. t->tm_mon = BCD2BIN(tmp) - 1;
  154. /* assume 20YY not 19YY, and ignore DS1337_BIT_CENTURY */
  155. t->tm_year = BCD2BIN(ds1307->regs[DS1307_REG_YEAR]) + 100;
  156. dev_dbg(dev, "%s secs=%d, mins=%d, "
  157. "hours=%d, mday=%d, mon=%d, year=%d, wday=%d\n",
  158. "read", t->tm_sec, t->tm_min,
  159. t->tm_hour, t->tm_mday,
  160. t->tm_mon, t->tm_year, t->tm_wday);
  161. /* initial clock setting can be undefined */
  162. return rtc_valid_tm(t);
  163. }
  164. static int ds1307_set_time(struct device *dev, struct rtc_time *t)
  165. {
  166. struct ds1307 *ds1307 = dev_get_drvdata(dev);
  167. int result;
  168. int tmp;
  169. u8 *buf = ds1307->regs;
  170. dev_dbg(dev, "%s secs=%d, mins=%d, "
  171. "hours=%d, mday=%d, mon=%d, year=%d, wday=%d\n",
  172. "write", t->tm_sec, t->tm_min,
  173. t->tm_hour, t->tm_mday,
  174. t->tm_mon, t->tm_year, t->tm_wday);
  175. *buf++ = 0; /* first register addr */
  176. buf[DS1307_REG_SECS] = BIN2BCD(t->tm_sec);
  177. buf[DS1307_REG_MIN] = BIN2BCD(t->tm_min);
  178. buf[DS1307_REG_HOUR] = BIN2BCD(t->tm_hour);
  179. buf[DS1307_REG_WDAY] = BIN2BCD(t->tm_wday + 1);
  180. buf[DS1307_REG_MDAY] = BIN2BCD(t->tm_mday);
  181. buf[DS1307_REG_MONTH] = BIN2BCD(t->tm_mon + 1);
  182. /* assume 20YY not 19YY */
  183. tmp = t->tm_year - 100;
  184. buf[DS1307_REG_YEAR] = BIN2BCD(tmp);
  185. switch (ds1307->type) {
  186. case ds_1337:
  187. case ds_1339:
  188. buf[DS1307_REG_MONTH] |= DS1337_BIT_CENTURY;
  189. break;
  190. case ds_1340:
  191. buf[DS1307_REG_HOUR] |= DS1340_BIT_CENTURY_EN
  192. | DS1340_BIT_CENTURY;
  193. break;
  194. default:
  195. break;
  196. }
  197. ds1307->msg[1].flags = 0;
  198. ds1307->msg[1].len = 8;
  199. dev_dbg(dev, "%s: %02x %02x %02x %02x %02x %02x %02x\n",
  200. "write", buf[0], buf[1], buf[2], buf[3],
  201. buf[4], buf[5], buf[6]);
  202. result = i2c_transfer(to_i2c_adapter(ds1307->client->dev.parent),
  203. &ds1307->msg[1], 1);
  204. if (result != 1) {
  205. dev_err(dev, "%s error %d\n", "write", tmp);
  206. return -EIO;
  207. }
  208. return 0;
  209. }
  210. static const struct rtc_class_ops ds13xx_rtc_ops = {
  211. .read_time = ds1307_get_time,
  212. .set_time = ds1307_set_time,
  213. };
  214. /*----------------------------------------------------------------------*/
  215. #define NVRAM_SIZE 56
  216. static ssize_t
  217. ds1307_nvram_read(struct kobject *kobj, struct bin_attribute *attr,
  218. char *buf, loff_t off, size_t count)
  219. {
  220. struct i2c_client *client;
  221. struct ds1307 *ds1307;
  222. struct i2c_msg msg[2];
  223. int result;
  224. client = kobj_to_i2c_client(kobj);
  225. ds1307 = i2c_get_clientdata(client);
  226. if (unlikely(off >= NVRAM_SIZE))
  227. return 0;
  228. if ((off + count) > NVRAM_SIZE)
  229. count = NVRAM_SIZE - off;
  230. if (unlikely(!count))
  231. return count;
  232. msg[0].addr = client->addr;
  233. msg[0].flags = 0;
  234. msg[0].len = 1;
  235. msg[0].buf = buf;
  236. buf[0] = 8 + off;
  237. msg[1].addr = client->addr;
  238. msg[1].flags = I2C_M_RD;
  239. msg[1].len = count;
  240. msg[1].buf = buf;
  241. result = i2c_transfer(to_i2c_adapter(client->dev.parent), msg, 2);
  242. if (result != 2) {
  243. dev_err(&client->dev, "%s error %d\n", "nvram read", result);
  244. return -EIO;
  245. }
  246. return count;
  247. }
  248. static ssize_t
  249. ds1307_nvram_write(struct kobject *kobj, struct bin_attribute *attr,
  250. char *buf, loff_t off, size_t count)
  251. {
  252. struct i2c_client *client;
  253. u8 buffer[NVRAM_SIZE + 1];
  254. int ret;
  255. client = kobj_to_i2c_client(kobj);
  256. if (unlikely(off >= NVRAM_SIZE))
  257. return -EFBIG;
  258. if ((off + count) > NVRAM_SIZE)
  259. count = NVRAM_SIZE - off;
  260. if (unlikely(!count))
  261. return count;
  262. buffer[0] = 8 + off;
  263. memcpy(buffer + 1, buf, count);
  264. ret = i2c_master_send(client, buffer, count + 1);
  265. return (ret < 0) ? ret : (ret - 1);
  266. }
  267. static struct bin_attribute nvram = {
  268. .attr = {
  269. .name = "nvram",
  270. .mode = S_IRUGO | S_IWUSR,
  271. .owner = THIS_MODULE,
  272. },
  273. .read = ds1307_nvram_read,
  274. .write = ds1307_nvram_write,
  275. .size = NVRAM_SIZE,
  276. };
  277. /*----------------------------------------------------------------------*/
  278. static struct i2c_driver ds1307_driver;
  279. static int __devinit ds1307_probe(struct i2c_client *client)
  280. {
  281. struct ds1307 *ds1307;
  282. int err = -ENODEV;
  283. int tmp;
  284. const struct chip_desc *chip;
  285. struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
  286. chip = find_chip(client->name);
  287. if (!chip) {
  288. dev_err(&client->dev, "unknown chip type '%s'\n",
  289. client->name);
  290. return -ENODEV;
  291. }
  292. if (!i2c_check_functionality(adapter,
  293. I2C_FUNC_I2C | I2C_FUNC_SMBUS_WRITE_BYTE_DATA))
  294. return -EIO;
  295. if (!(ds1307 = kzalloc(sizeof(struct ds1307), GFP_KERNEL)))
  296. return -ENOMEM;
  297. ds1307->client = client;
  298. i2c_set_clientdata(client, ds1307);
  299. ds1307->msg[0].addr = client->addr;
  300. ds1307->msg[0].flags = 0;
  301. ds1307->msg[0].len = 1;
  302. ds1307->msg[0].buf = &ds1307->reg_addr;
  303. ds1307->msg[1].addr = client->addr;
  304. ds1307->msg[1].flags = I2C_M_RD;
  305. ds1307->msg[1].len = sizeof(ds1307->regs);
  306. ds1307->msg[1].buf = ds1307->regs;
  307. ds1307->type = chip->type;
  308. switch (ds1307->type) {
  309. case ds_1337:
  310. case ds_1339:
  311. ds1307->reg_addr = DS1337_REG_CONTROL;
  312. ds1307->msg[1].len = 2;
  313. /* get registers that the "rtc" read below won't read... */
  314. tmp = i2c_transfer(adapter, ds1307->msg, 2);
  315. if (tmp != 2) {
  316. pr_debug("read error %d\n", tmp);
  317. err = -EIO;
  318. goto exit_free;
  319. }
  320. ds1307->reg_addr = 0;
  321. ds1307->msg[1].len = sizeof(ds1307->regs);
  322. /* oscillator off? turn it on, so clock can tick. */
  323. if (ds1307->regs[0] & DS1337_BIT_nEOSC)
  324. i2c_smbus_write_byte_data(client, DS1337_REG_CONTROL,
  325. ds1307->regs[0] & ~DS1337_BIT_nEOSC);
  326. /* oscillator fault? clear flag, and warn */
  327. if (ds1307->regs[1] & DS1337_BIT_OSF) {
  328. i2c_smbus_write_byte_data(client, DS1337_REG_STATUS,
  329. ds1307->regs[1] & ~DS1337_BIT_OSF);
  330. dev_warn(&client->dev, "SET TIME!\n");
  331. }
  332. break;
  333. default:
  334. break;
  335. }
  336. read_rtc:
  337. /* read RTC registers */
  338. tmp = i2c_transfer(adapter, ds1307->msg, 2);
  339. if (tmp != 2) {
  340. pr_debug("read error %d\n", tmp);
  341. err = -EIO;
  342. goto exit_free;
  343. }
  344. /* minimal sanity checking; some chips (like DS1340) don't
  345. * specify the extra bits as must-be-zero, but there are
  346. * still a few values that are clearly out-of-range.
  347. */
  348. tmp = ds1307->regs[DS1307_REG_SECS];
  349. switch (ds1307->type) {
  350. case ds_1307:
  351. case m41t00:
  352. /* clock halted? turn it on, so clock can tick. */
  353. if (tmp & DS1307_BIT_CH) {
  354. i2c_smbus_write_byte_data(client, DS1307_REG_SECS, 0);
  355. dev_warn(&client->dev, "SET TIME!\n");
  356. goto read_rtc;
  357. }
  358. break;
  359. case ds_1338:
  360. /* clock halted? turn it on, so clock can tick. */
  361. if (tmp & DS1307_BIT_CH)
  362. i2c_smbus_write_byte_data(client, DS1307_REG_SECS, 0);
  363. /* oscillator fault? clear flag, and warn */
  364. if (ds1307->regs[DS1307_REG_CONTROL] & DS1338_BIT_OSF) {
  365. i2c_smbus_write_byte_data(client, DS1307_REG_CONTROL,
  366. ds1307->regs[DS1307_REG_CONTROL]
  367. & ~DS1338_BIT_OSF);
  368. dev_warn(&client->dev, "SET TIME!\n");
  369. goto read_rtc;
  370. }
  371. break;
  372. case ds_1340:
  373. /* clock halted? turn it on, so clock can tick. */
  374. if (tmp & DS1340_BIT_nEOSC)
  375. i2c_smbus_write_byte_data(client, DS1307_REG_SECS, 0);
  376. tmp = i2c_smbus_read_byte_data(client, DS1340_REG_FLAG);
  377. if (tmp < 0) {
  378. pr_debug("read error %d\n", tmp);
  379. err = -EIO;
  380. goto exit_free;
  381. }
  382. /* oscillator fault? clear flag, and warn */
  383. if (tmp & DS1340_BIT_OSF) {
  384. i2c_smbus_write_byte_data(client, DS1340_REG_FLAG, 0);
  385. dev_warn(&client->dev, "SET TIME!\n");
  386. }
  387. break;
  388. case ds_1337:
  389. case ds_1339:
  390. break;
  391. }
  392. tmp = ds1307->regs[DS1307_REG_SECS];
  393. tmp = BCD2BIN(tmp & 0x7f);
  394. if (tmp > 60)
  395. goto exit_bad;
  396. tmp = BCD2BIN(ds1307->regs[DS1307_REG_MIN] & 0x7f);
  397. if (tmp > 60)
  398. goto exit_bad;
  399. tmp = BCD2BIN(ds1307->regs[DS1307_REG_MDAY] & 0x3f);
  400. if (tmp == 0 || tmp > 31)
  401. goto exit_bad;
  402. tmp = BCD2BIN(ds1307->regs[DS1307_REG_MONTH] & 0x1f);
  403. if (tmp == 0 || tmp > 12)
  404. goto exit_bad;
  405. tmp = ds1307->regs[DS1307_REG_HOUR];
  406. switch (ds1307->type) {
  407. case ds_1340:
  408. case m41t00:
  409. /* NOTE: ignores century bits; fix before deploying
  410. * systems that will run through year 2100.
  411. */
  412. break;
  413. default:
  414. if (!(tmp & DS1307_BIT_12HR))
  415. break;
  416. /* Be sure we're in 24 hour mode. Multi-master systems
  417. * take note...
  418. */
  419. tmp = BCD2BIN(tmp & 0x1f);
  420. if (tmp == 12)
  421. tmp = 0;
  422. if (ds1307->regs[DS1307_REG_HOUR] & DS1307_BIT_PM)
  423. tmp += 12;
  424. i2c_smbus_write_byte_data(client,
  425. DS1307_REG_HOUR,
  426. BIN2BCD(tmp));
  427. }
  428. ds1307->rtc = rtc_device_register(client->name, &client->dev,
  429. &ds13xx_rtc_ops, THIS_MODULE);
  430. if (IS_ERR(ds1307->rtc)) {
  431. err = PTR_ERR(ds1307->rtc);
  432. dev_err(&client->dev,
  433. "unable to register the class device\n");
  434. goto exit_free;
  435. }
  436. if (chip->nvram56) {
  437. err = sysfs_create_bin_file(&client->dev.kobj, &nvram);
  438. if (err == 0) {
  439. ds1307->has_nvram = true;
  440. dev_info(&client->dev, "56 bytes nvram\n");
  441. }
  442. }
  443. return 0;
  444. exit_bad:
  445. dev_dbg(&client->dev, "%s: %02x %02x %02x %02x %02x %02x %02x\n",
  446. "bogus register",
  447. ds1307->regs[0], ds1307->regs[1],
  448. ds1307->regs[2], ds1307->regs[3],
  449. ds1307->regs[4], ds1307->regs[5],
  450. ds1307->regs[6]);
  451. exit_free:
  452. kfree(ds1307);
  453. return err;
  454. }
  455. static int __devexit ds1307_remove(struct i2c_client *client)
  456. {
  457. struct ds1307 *ds1307 = i2c_get_clientdata(client);
  458. if (ds1307->has_nvram)
  459. sysfs_remove_bin_file(&client->dev.kobj, &nvram);
  460. rtc_device_unregister(ds1307->rtc);
  461. kfree(ds1307);
  462. return 0;
  463. }
  464. static struct i2c_driver ds1307_driver = {
  465. .driver = {
  466. .name = "rtc-ds1307",
  467. .owner = THIS_MODULE,
  468. },
  469. .probe = ds1307_probe,
  470. .remove = __devexit_p(ds1307_remove),
  471. };
  472. static int __init ds1307_init(void)
  473. {
  474. return i2c_add_driver(&ds1307_driver);
  475. }
  476. module_init(ds1307_init);
  477. static void __exit ds1307_exit(void)
  478. {
  479. i2c_del_driver(&ds1307_driver);
  480. }
  481. module_exit(ds1307_exit);
  482. MODULE_DESCRIPTION("RTC driver for DS1307 and similar chips");
  483. MODULE_LICENSE("GPL");