base.S 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193
  1. /*
  2. * arch/s390/kernel/base.S
  3. *
  4. * Copyright IBM Corp. 2006,2007
  5. * Author(s): Heiko Carstens <heiko.carstens@de.ibm.com>
  6. * Michael Holzheu <holzheu@de.ibm.com>
  7. */
  8. #include <linux/linkage.h>
  9. #include <asm/asm-offsets.h>
  10. #include <asm/ptrace.h>
  11. #ifdef CONFIG_64BIT
  12. ENTRY(s390_base_mcck_handler)
  13. basr %r13,0
  14. 0: lg %r15,__LC_PANIC_STACK # load panic stack
  15. aghi %r15,-STACK_FRAME_OVERHEAD
  16. larl %r1,s390_base_mcck_handler_fn
  17. lg %r1,0(%r1)
  18. ltgr %r1,%r1
  19. jz 1f
  20. basr %r14,%r1
  21. 1: la %r1,4095
  22. lmg %r0,%r15,__LC_GPREGS_SAVE_AREA-4095(%r1)
  23. lpswe __LC_MCK_OLD_PSW
  24. .section .bss
  25. .align 8
  26. .globl s390_base_mcck_handler_fn
  27. s390_base_mcck_handler_fn:
  28. .quad 0
  29. .previous
  30. ENTRY(s390_base_ext_handler)
  31. stmg %r0,%r15,__LC_SAVE_AREA
  32. basr %r13,0
  33. 0: aghi %r15,-STACK_FRAME_OVERHEAD
  34. larl %r1,s390_base_ext_handler_fn
  35. lg %r1,0(%r1)
  36. ltgr %r1,%r1
  37. jz 1f
  38. basr %r14,%r1
  39. 1: lmg %r0,%r15,__LC_SAVE_AREA
  40. ni __LC_EXT_OLD_PSW+1,0xfd # clear wait state bit
  41. lpswe __LC_EXT_OLD_PSW
  42. .section .bss
  43. .align 8
  44. .globl s390_base_ext_handler_fn
  45. s390_base_ext_handler_fn:
  46. .quad 0
  47. .previous
  48. ENTRY(s390_base_pgm_handler)
  49. stmg %r0,%r15,__LC_SAVE_AREA
  50. basr %r13,0
  51. 0: aghi %r15,-STACK_FRAME_OVERHEAD
  52. larl %r1,s390_base_pgm_handler_fn
  53. lg %r1,0(%r1)
  54. ltgr %r1,%r1
  55. jz 1f
  56. basr %r14,%r1
  57. lmg %r0,%r15,__LC_SAVE_AREA
  58. lpswe __LC_PGM_OLD_PSW
  59. 1: lpswe disabled_wait_psw-0b(%r13)
  60. .align 8
  61. disabled_wait_psw:
  62. .quad 0x0002000180000000,0x0000000000000000 + s390_base_pgm_handler
  63. .section .bss
  64. .align 8
  65. .globl s390_base_pgm_handler_fn
  66. s390_base_pgm_handler_fn:
  67. .quad 0
  68. .previous
  69. #
  70. # Calls diag 308 subcode 1 and continues execution
  71. #
  72. # The following conditions must be ensured before calling this function:
  73. # * Prefix register = 0
  74. # * Lowcore protection is disabled
  75. #
  76. ENTRY(diag308_reset)
  77. larl %r4,.Lctlregs # Save control registers
  78. stctg %c0,%c15,0(%r4)
  79. larl %r4,.Lfpctl # Floating point control register
  80. stfpc 0(%r4)
  81. larl %r4,.Lrestart_psw # Setup restart PSW at absolute 0
  82. lghi %r3,0
  83. lg %r4,0(%r4) # Save PSW
  84. sturg %r4,%r3 # Use sturg, because of large pages
  85. lghi %r1,1
  86. diag %r1,%r1,0x308
  87. .Lrestart_part2:
  88. lhi %r0,0 # Load r0 with zero
  89. lhi %r1,2 # Use mode 2 = ESAME (dump)
  90. sigp %r1,%r0,0x12 # Switch to ESAME mode
  91. sam64 # Switch to 64 bit addressing mode
  92. larl %r4,.Lctlregs # Restore control registers
  93. lctlg %c0,%c15,0(%r4)
  94. larl %r4,.Lfpctl # Restore floating point ctl register
  95. lfpc 0(%r4)
  96. br %r14
  97. .align 16
  98. .Lrestart_psw:
  99. .long 0x00080000,0x80000000 + .Lrestart_part2
  100. .section .bss
  101. .align 8
  102. .Lctlregs:
  103. .rept 16
  104. .quad 0
  105. .endr
  106. .Lfpctl:
  107. .long 0
  108. .previous
  109. #else /* CONFIG_64BIT */
  110. ENTRY(s390_base_mcck_handler)
  111. basr %r13,0
  112. 0: l %r15,__LC_PANIC_STACK # load panic stack
  113. ahi %r15,-STACK_FRAME_OVERHEAD
  114. l %r1,2f-0b(%r13)
  115. l %r1,0(%r1)
  116. ltr %r1,%r1
  117. jz 1f
  118. basr %r14,%r1
  119. 1: lm %r0,%r15,__LC_GPREGS_SAVE_AREA
  120. lpsw __LC_MCK_OLD_PSW
  121. 2: .long s390_base_mcck_handler_fn
  122. .section .bss
  123. .align 4
  124. .globl s390_base_mcck_handler_fn
  125. s390_base_mcck_handler_fn:
  126. .long 0
  127. .previous
  128. ENTRY(s390_base_ext_handler)
  129. stm %r0,%r15,__LC_SAVE_AREA
  130. basr %r13,0
  131. 0: ahi %r15,-STACK_FRAME_OVERHEAD
  132. l %r1,2f-0b(%r13)
  133. l %r1,0(%r1)
  134. ltr %r1,%r1
  135. jz 1f
  136. basr %r14,%r1
  137. 1: lm %r0,%r15,__LC_SAVE_AREA
  138. ni __LC_EXT_OLD_PSW+1,0xfd # clear wait state bit
  139. lpsw __LC_EXT_OLD_PSW
  140. 2: .long s390_base_ext_handler_fn
  141. .section .bss
  142. .align 4
  143. .globl s390_base_ext_handler_fn
  144. s390_base_ext_handler_fn:
  145. .long 0
  146. .previous
  147. ENTRY(s390_base_pgm_handler)
  148. stm %r0,%r15,__LC_SAVE_AREA
  149. basr %r13,0
  150. 0: ahi %r15,-STACK_FRAME_OVERHEAD
  151. l %r1,2f-0b(%r13)
  152. l %r1,0(%r1)
  153. ltr %r1,%r1
  154. jz 1f
  155. basr %r14,%r1
  156. lm %r0,%r15,__LC_SAVE_AREA
  157. lpsw __LC_PGM_OLD_PSW
  158. 1: lpsw disabled_wait_psw-0b(%r13)
  159. 2: .long s390_base_pgm_handler_fn
  160. disabled_wait_psw:
  161. .align 8
  162. .long 0x000a0000,0x00000000 + s390_base_pgm_handler
  163. .section .bss
  164. .align 4
  165. .globl s390_base_pgm_handler_fn
  166. s390_base_pgm_handler_fn:
  167. .long 0
  168. .previous
  169. #endif /* CONFIG_64BIT */