mach-smdk6410.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706
  1. /* linux/arch/arm/mach-s3c64xx/mach-smdk6410.c
  2. *
  3. * Copyright 2008 Openmoko, Inc.
  4. * Copyright 2008 Simtec Electronics
  5. * Ben Dooks <ben@simtec.co.uk>
  6. * http://armlinux.simtec.co.uk/
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/types.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/list.h>
  17. #include <linux/timer.h>
  18. #include <linux/init.h>
  19. #include <linux/input.h>
  20. #include <linux/serial_core.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/io.h>
  23. #include <linux/i2c.h>
  24. #include <linux/leds.h>
  25. #include <linux/fb.h>
  26. #include <linux/gpio.h>
  27. #include <linux/delay.h>
  28. #include <linux/smsc911x.h>
  29. #include <linux/regulator/fixed.h>
  30. #include <linux/regulator/machine.h>
  31. #include <linux/pwm_backlight.h>
  32. #ifdef CONFIG_SMDK6410_WM1190_EV1
  33. #include <linux/mfd/wm8350/core.h>
  34. #include <linux/mfd/wm8350/pmic.h>
  35. #endif
  36. #ifdef CONFIG_SMDK6410_WM1192_EV1
  37. #include <linux/mfd/wm831x/core.h>
  38. #include <linux/mfd/wm831x/pdata.h>
  39. #endif
  40. #include <video/platform_lcd.h>
  41. #include <asm/mach/arch.h>
  42. #include <asm/mach/map.h>
  43. #include <asm/mach/irq.h>
  44. #include <mach/hardware.h>
  45. #include <mach/map.h>
  46. #include <asm/irq.h>
  47. #include <asm/mach-types.h>
  48. #include <plat/regs-serial.h>
  49. #include <mach/regs-modem.h>
  50. #include <mach/regs-gpio.h>
  51. #include <mach/regs-sys.h>
  52. #include <mach/regs-srom.h>
  53. #include <plat/ata.h>
  54. #include <plat/iic.h>
  55. #include <plat/fb.h>
  56. #include <plat/gpio-cfg.h>
  57. #include <plat/s3c6410.h>
  58. #include <plat/clock.h>
  59. #include <plat/devs.h>
  60. #include <plat/cpu.h>
  61. #include <plat/adc.h>
  62. #include <plat/ts.h>
  63. #include <plat/keypad.h>
  64. #include <plat/backlight.h>
  65. #include <plat/regs-fb-v4.h>
  66. #define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
  67. #define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
  68. #define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
  69. static struct s3c2410_uartcfg smdk6410_uartcfgs[] __initdata = {
  70. [0] = {
  71. .hwport = 0,
  72. .flags = 0,
  73. .ucon = UCON,
  74. .ulcon = ULCON,
  75. .ufcon = UFCON,
  76. },
  77. [1] = {
  78. .hwport = 1,
  79. .flags = 0,
  80. .ucon = UCON,
  81. .ulcon = ULCON,
  82. .ufcon = UFCON,
  83. },
  84. [2] = {
  85. .hwport = 2,
  86. .flags = 0,
  87. .ucon = UCON,
  88. .ulcon = ULCON,
  89. .ufcon = UFCON,
  90. },
  91. [3] = {
  92. .hwport = 3,
  93. .flags = 0,
  94. .ucon = UCON,
  95. .ulcon = ULCON,
  96. .ufcon = UFCON,
  97. },
  98. };
  99. /* framebuffer and LCD setup. */
  100. /* GPF15 = LCD backlight control
  101. * GPF13 => Panel power
  102. * GPN5 = LCD nRESET signal
  103. * PWM_TOUT1 => backlight brightness
  104. */
  105. static void smdk6410_lcd_power_set(struct plat_lcd_data *pd,
  106. unsigned int power)
  107. {
  108. if (power) {
  109. gpio_direction_output(S3C64XX_GPF(13), 1);
  110. /* fire nRESET on power up */
  111. gpio_direction_output(S3C64XX_GPN(5), 0);
  112. msleep(10);
  113. gpio_direction_output(S3C64XX_GPN(5), 1);
  114. msleep(1);
  115. } else {
  116. gpio_direction_output(S3C64XX_GPF(13), 0);
  117. }
  118. }
  119. static struct plat_lcd_data smdk6410_lcd_power_data = {
  120. .set_power = smdk6410_lcd_power_set,
  121. };
  122. static struct platform_device smdk6410_lcd_powerdev = {
  123. .name = "platform-lcd",
  124. .dev.parent = &s3c_device_fb.dev,
  125. .dev.platform_data = &smdk6410_lcd_power_data,
  126. };
  127. static struct s3c_fb_pd_win smdk6410_fb_win0 = {
  128. /* this is to ensure we use win0 */
  129. .win_mode = {
  130. .left_margin = 8,
  131. .right_margin = 13,
  132. .upper_margin = 7,
  133. .lower_margin = 5,
  134. .hsync_len = 3,
  135. .vsync_len = 1,
  136. .xres = 800,
  137. .yres = 480,
  138. },
  139. .max_bpp = 32,
  140. .default_bpp = 16,
  141. .virtual_y = 480 * 2,
  142. .virtual_x = 800,
  143. };
  144. /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
  145. static struct s3c_fb_platdata smdk6410_lcd_pdata __initdata = {
  146. .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
  147. .win[0] = &smdk6410_fb_win0,
  148. .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
  149. .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
  150. };
  151. /*
  152. * Configuring Ethernet on SMDK6410
  153. *
  154. * Both CS8900A and LAN9115 chips share one chip select mediated by CFG6.
  155. * The constant address below corresponds to nCS1
  156. *
  157. * 1) Set CFGB2 p3 ON others off, no other CFGB selects "ethernet"
  158. * 2) CFG6 needs to be switched to "LAN9115" side
  159. */
  160. static struct resource smdk6410_smsc911x_resources[] = {
  161. [0] = {
  162. .start = S3C64XX_PA_XM0CSN1,
  163. .end = S3C64XX_PA_XM0CSN1 + SZ_64K - 1,
  164. .flags = IORESOURCE_MEM,
  165. },
  166. [1] = {
  167. .start = S3C_EINT(10),
  168. .end = S3C_EINT(10),
  169. .flags = IORESOURCE_IRQ | IRQ_TYPE_LEVEL_LOW,
  170. },
  171. };
  172. static struct smsc911x_platform_config smdk6410_smsc911x_pdata = {
  173. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  174. .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
  175. .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY,
  176. .phy_interface = PHY_INTERFACE_MODE_MII,
  177. };
  178. static struct platform_device smdk6410_smsc911x = {
  179. .name = "smsc911x",
  180. .id = -1,
  181. .num_resources = ARRAY_SIZE(smdk6410_smsc911x_resources),
  182. .resource = &smdk6410_smsc911x_resources[0],
  183. .dev = {
  184. .platform_data = &smdk6410_smsc911x_pdata,
  185. },
  186. };
  187. #ifdef CONFIG_REGULATOR
  188. static struct regulator_consumer_supply smdk6410_b_pwr_5v_consumers[] __initdata = {
  189. REGULATOR_SUPPLY("PVDD", "0-001b"),
  190. REGULATOR_SUPPLY("AVDD", "0-001b"),
  191. };
  192. static struct regulator_init_data smdk6410_b_pwr_5v_data = {
  193. .constraints = {
  194. .always_on = 1,
  195. },
  196. .num_consumer_supplies = ARRAY_SIZE(smdk6410_b_pwr_5v_consumers),
  197. .consumer_supplies = smdk6410_b_pwr_5v_consumers,
  198. };
  199. static struct fixed_voltage_config smdk6410_b_pwr_5v_pdata = {
  200. .supply_name = "B_PWR_5V",
  201. .microvolts = 5000000,
  202. .init_data = &smdk6410_b_pwr_5v_data,
  203. .gpio = -EINVAL,
  204. };
  205. static struct platform_device smdk6410_b_pwr_5v = {
  206. .name = "reg-fixed-voltage",
  207. .id = -1,
  208. .dev = {
  209. .platform_data = &smdk6410_b_pwr_5v_pdata,
  210. },
  211. };
  212. #endif
  213. static struct s3c_ide_platdata smdk6410_ide_pdata __initdata = {
  214. .setup_gpio = s3c64xx_ide_setup_gpio,
  215. };
  216. static uint32_t smdk6410_keymap[] __initdata = {
  217. /* KEY(row, col, keycode) */
  218. KEY(0, 3, KEY_1), KEY(0, 4, KEY_2), KEY(0, 5, KEY_3),
  219. KEY(0, 6, KEY_4), KEY(0, 7, KEY_5),
  220. KEY(1, 3, KEY_A), KEY(1, 4, KEY_B), KEY(1, 5, KEY_C),
  221. KEY(1, 6, KEY_D), KEY(1, 7, KEY_E)
  222. };
  223. static struct matrix_keymap_data smdk6410_keymap_data __initdata = {
  224. .keymap = smdk6410_keymap,
  225. .keymap_size = ARRAY_SIZE(smdk6410_keymap),
  226. };
  227. static struct samsung_keypad_platdata smdk6410_keypad_data __initdata = {
  228. .keymap_data = &smdk6410_keymap_data,
  229. .rows = 2,
  230. .cols = 8,
  231. };
  232. static struct map_desc smdk6410_iodesc[] = {};
  233. static struct platform_device *smdk6410_devices[] __initdata = {
  234. #ifdef CONFIG_SMDK6410_SD_CH0
  235. &s3c_device_hsmmc0,
  236. #endif
  237. #ifdef CONFIG_SMDK6410_SD_CH1
  238. &s3c_device_hsmmc1,
  239. #endif
  240. &s3c_device_i2c0,
  241. &s3c_device_i2c1,
  242. &s3c_device_fb,
  243. &s3c_device_ohci,
  244. &s3c_device_usb_hsotg,
  245. &samsung_asoc_dma,
  246. &s3c64xx_device_iisv4,
  247. &samsung_device_keypad,
  248. #ifdef CONFIG_REGULATOR
  249. &smdk6410_b_pwr_5v,
  250. #endif
  251. &smdk6410_lcd_powerdev,
  252. &smdk6410_smsc911x,
  253. &s3c_device_adc,
  254. &s3c_device_cfcon,
  255. &s3c_device_rtc,
  256. &s3c_device_ts,
  257. &s3c_device_wdt,
  258. };
  259. #ifdef CONFIG_REGULATOR
  260. /* ARM core */
  261. static struct regulator_consumer_supply smdk6410_vddarm_consumers[] = {
  262. REGULATOR_SUPPLY("vddarm", NULL),
  263. };
  264. /* VDDARM, BUCK1 on J5 */
  265. static struct regulator_init_data smdk6410_vddarm = {
  266. .constraints = {
  267. .name = "PVDD_ARM",
  268. .min_uV = 1000000,
  269. .max_uV = 1300000,
  270. .always_on = 1,
  271. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  272. },
  273. .num_consumer_supplies = ARRAY_SIZE(smdk6410_vddarm_consumers),
  274. .consumer_supplies = smdk6410_vddarm_consumers,
  275. };
  276. /* VDD_INT, BUCK2 on J5 */
  277. static struct regulator_init_data smdk6410_vddint = {
  278. .constraints = {
  279. .name = "PVDD_INT",
  280. .min_uV = 1000000,
  281. .max_uV = 1200000,
  282. .always_on = 1,
  283. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  284. },
  285. };
  286. /* VDD_HI, LDO3 on J5 */
  287. static struct regulator_init_data smdk6410_vddhi = {
  288. .constraints = {
  289. .name = "PVDD_HI",
  290. .always_on = 1,
  291. },
  292. };
  293. /* VDD_PLL, LDO2 on J5 */
  294. static struct regulator_init_data smdk6410_vddpll = {
  295. .constraints = {
  296. .name = "PVDD_PLL",
  297. .always_on = 1,
  298. },
  299. };
  300. /* VDD_UH_MMC, LDO5 on J5 */
  301. static struct regulator_init_data smdk6410_vdduh_mmc = {
  302. .constraints = {
  303. .name = "PVDD_UH+PVDD_MMC",
  304. .always_on = 1,
  305. },
  306. };
  307. /* VCCM3BT, LDO8 on J5 */
  308. static struct regulator_init_data smdk6410_vccmc3bt = {
  309. .constraints = {
  310. .name = "PVCCM3BT",
  311. .always_on = 1,
  312. },
  313. };
  314. /* VCCM2MTV, LDO11 on J5 */
  315. static struct regulator_init_data smdk6410_vccm2mtv = {
  316. .constraints = {
  317. .name = "PVCCM2MTV",
  318. .always_on = 1,
  319. },
  320. };
  321. /* VDD_LCD, LDO12 on J5 */
  322. static struct regulator_init_data smdk6410_vddlcd = {
  323. .constraints = {
  324. .name = "PVDD_LCD",
  325. .always_on = 1,
  326. },
  327. };
  328. /* VDD_OTGI, LDO9 on J5 */
  329. static struct regulator_init_data smdk6410_vddotgi = {
  330. .constraints = {
  331. .name = "PVDD_OTGI",
  332. .always_on = 1,
  333. },
  334. };
  335. /* VDD_OTG, LDO14 on J5 */
  336. static struct regulator_init_data smdk6410_vddotg = {
  337. .constraints = {
  338. .name = "PVDD_OTG",
  339. .always_on = 1,
  340. },
  341. };
  342. /* VDD_ALIVE, LDO15 on J5 */
  343. static struct regulator_init_data smdk6410_vddalive = {
  344. .constraints = {
  345. .name = "PVDD_ALIVE",
  346. .always_on = 1,
  347. },
  348. };
  349. /* VDD_AUDIO, VLDO_AUDIO on J5 */
  350. static struct regulator_init_data smdk6410_vddaudio = {
  351. .constraints = {
  352. .name = "PVDD_AUDIO",
  353. .always_on = 1,
  354. },
  355. };
  356. #endif
  357. #ifdef CONFIG_SMDK6410_WM1190_EV1
  358. /* S3C64xx internal logic & PLL */
  359. static struct regulator_init_data wm8350_dcdc1_data = {
  360. .constraints = {
  361. .name = "PVDD_INT+PVDD_PLL",
  362. .min_uV = 1200000,
  363. .max_uV = 1200000,
  364. .always_on = 1,
  365. .apply_uV = 1,
  366. },
  367. };
  368. /* Memory */
  369. static struct regulator_init_data wm8350_dcdc3_data = {
  370. .constraints = {
  371. .name = "PVDD_MEM",
  372. .min_uV = 1800000,
  373. .max_uV = 1800000,
  374. .always_on = 1,
  375. .state_mem = {
  376. .uV = 1800000,
  377. .mode = REGULATOR_MODE_NORMAL,
  378. .enabled = 1,
  379. },
  380. .initial_state = PM_SUSPEND_MEM,
  381. },
  382. };
  383. /* USB, EXT, PCM, ADC/DAC, USB, MMC */
  384. static struct regulator_consumer_supply wm8350_dcdc4_consumers[] = {
  385. REGULATOR_SUPPLY("DVDD", "0-001b"),
  386. };
  387. static struct regulator_init_data wm8350_dcdc4_data = {
  388. .constraints = {
  389. .name = "PVDD_HI+PVDD_EXT+PVDD_SYS+PVCCM2MTV",
  390. .min_uV = 3000000,
  391. .max_uV = 3000000,
  392. .always_on = 1,
  393. },
  394. .num_consumer_supplies = ARRAY_SIZE(wm8350_dcdc4_consumers),
  395. .consumer_supplies = wm8350_dcdc4_consumers,
  396. };
  397. /* OTGi/1190-EV1 HPVDD & AVDD */
  398. static struct regulator_init_data wm8350_ldo4_data = {
  399. .constraints = {
  400. .name = "PVDD_OTGI+HPVDD+AVDD",
  401. .min_uV = 1200000,
  402. .max_uV = 1200000,
  403. .apply_uV = 1,
  404. .always_on = 1,
  405. },
  406. };
  407. static struct {
  408. int regulator;
  409. struct regulator_init_data *initdata;
  410. } wm1190_regulators[] = {
  411. { WM8350_DCDC_1, &wm8350_dcdc1_data },
  412. { WM8350_DCDC_3, &wm8350_dcdc3_data },
  413. { WM8350_DCDC_4, &wm8350_dcdc4_data },
  414. { WM8350_DCDC_6, &smdk6410_vddarm },
  415. { WM8350_LDO_1, &smdk6410_vddalive },
  416. { WM8350_LDO_2, &smdk6410_vddotg },
  417. { WM8350_LDO_3, &smdk6410_vddlcd },
  418. { WM8350_LDO_4, &wm8350_ldo4_data },
  419. };
  420. static int __init smdk6410_wm8350_init(struct wm8350 *wm8350)
  421. {
  422. int i;
  423. /* Configure the IRQ line */
  424. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  425. /* Instantiate the regulators */
  426. for (i = 0; i < ARRAY_SIZE(wm1190_regulators); i++)
  427. wm8350_register_regulator(wm8350,
  428. wm1190_regulators[i].regulator,
  429. wm1190_regulators[i].initdata);
  430. return 0;
  431. }
  432. static struct wm8350_platform_data __initdata smdk6410_wm8350_pdata = {
  433. .init = smdk6410_wm8350_init,
  434. .irq_high = 1,
  435. .irq_base = IRQ_BOARD_START,
  436. };
  437. #endif
  438. #ifdef CONFIG_SMDK6410_WM1192_EV1
  439. static struct gpio_led wm1192_pmic_leds[] = {
  440. {
  441. .name = "PMIC:red:power",
  442. .gpio = GPIO_BOARD_START + 3,
  443. .default_state = LEDS_GPIO_DEFSTATE_ON,
  444. },
  445. };
  446. static struct gpio_led_platform_data wm1192_pmic_led = {
  447. .num_leds = ARRAY_SIZE(wm1192_pmic_leds),
  448. .leds = wm1192_pmic_leds,
  449. };
  450. static struct platform_device wm1192_pmic_led_dev = {
  451. .name = "leds-gpio",
  452. .id = -1,
  453. .dev = {
  454. .platform_data = &wm1192_pmic_led,
  455. },
  456. };
  457. static int wm1192_pre_init(struct wm831x *wm831x)
  458. {
  459. int ret;
  460. /* Configure the IRQ line */
  461. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  462. ret = platform_device_register(&wm1192_pmic_led_dev);
  463. if (ret != 0)
  464. dev_err(wm831x->dev, "Failed to add PMIC LED: %d\n", ret);
  465. return 0;
  466. }
  467. static struct wm831x_backlight_pdata wm1192_backlight_pdata = {
  468. .isink = 1,
  469. .max_uA = 27554,
  470. };
  471. static struct regulator_init_data wm1192_dcdc3 = {
  472. .constraints = {
  473. .name = "PVDD_MEM+PVDD_GPS",
  474. .always_on = 1,
  475. },
  476. };
  477. static struct regulator_consumer_supply wm1192_ldo1_consumers[] = {
  478. REGULATOR_SUPPLY("DVDD", "0-001b"), /* WM8580 */
  479. };
  480. static struct regulator_init_data wm1192_ldo1 = {
  481. .constraints = {
  482. .name = "PVDD_LCD+PVDD_EXT",
  483. .always_on = 1,
  484. },
  485. .consumer_supplies = wm1192_ldo1_consumers,
  486. .num_consumer_supplies = ARRAY_SIZE(wm1192_ldo1_consumers),
  487. };
  488. static struct wm831x_status_pdata wm1192_led7_pdata = {
  489. .name = "LED7:green:",
  490. };
  491. static struct wm831x_status_pdata wm1192_led8_pdata = {
  492. .name = "LED8:green:",
  493. };
  494. static struct wm831x_pdata smdk6410_wm1192_pdata = {
  495. .pre_init = wm1192_pre_init,
  496. .irq_base = IRQ_BOARD_START,
  497. .backlight = &wm1192_backlight_pdata,
  498. .dcdc = {
  499. &smdk6410_vddarm, /* DCDC1 */
  500. &smdk6410_vddint, /* DCDC2 */
  501. &wm1192_dcdc3,
  502. },
  503. .gpio_base = GPIO_BOARD_START,
  504. .ldo = {
  505. &wm1192_ldo1, /* LDO1 */
  506. &smdk6410_vdduh_mmc, /* LDO2 */
  507. NULL, /* LDO3 NC */
  508. &smdk6410_vddotgi, /* LDO4 */
  509. &smdk6410_vddotg, /* LDO5 */
  510. &smdk6410_vddhi, /* LDO6 */
  511. &smdk6410_vddaudio, /* LDO7 */
  512. &smdk6410_vccm2mtv, /* LDO8 */
  513. &smdk6410_vddpll, /* LDO9 */
  514. &smdk6410_vccmc3bt, /* LDO10 */
  515. &smdk6410_vddalive, /* LDO11 */
  516. },
  517. .status = {
  518. &wm1192_led7_pdata,
  519. &wm1192_led8_pdata,
  520. },
  521. };
  522. #endif
  523. static struct i2c_board_info i2c_devs0[] __initdata = {
  524. { I2C_BOARD_INFO("24c08", 0x50), },
  525. { I2C_BOARD_INFO("wm8580", 0x1b), },
  526. #ifdef CONFIG_SMDK6410_WM1192_EV1
  527. { I2C_BOARD_INFO("wm8312", 0x34),
  528. .platform_data = &smdk6410_wm1192_pdata,
  529. .irq = S3C_EINT(12),
  530. },
  531. #endif
  532. #ifdef CONFIG_SMDK6410_WM1190_EV1
  533. { I2C_BOARD_INFO("wm8350", 0x1a),
  534. .platform_data = &smdk6410_wm8350_pdata,
  535. .irq = S3C_EINT(12),
  536. },
  537. #endif
  538. };
  539. static struct i2c_board_info i2c_devs1[] __initdata = {
  540. { I2C_BOARD_INFO("24c128", 0x57), }, /* Samsung S524AD0XD1 */
  541. };
  542. /* LCD Backlight data */
  543. static struct samsung_bl_gpio_info smdk6410_bl_gpio_info = {
  544. .no = S3C64XX_GPF(15),
  545. .func = S3C_GPIO_SFN(2),
  546. };
  547. static struct platform_pwm_backlight_data smdk6410_bl_data = {
  548. .pwm_id = 1,
  549. };
  550. static void __init smdk6410_map_io(void)
  551. {
  552. u32 tmp;
  553. s3c64xx_init_io(smdk6410_iodesc, ARRAY_SIZE(smdk6410_iodesc));
  554. s3c24xx_init_clocks(12000000);
  555. s3c24xx_init_uarts(smdk6410_uartcfgs, ARRAY_SIZE(smdk6410_uartcfgs));
  556. /* set the LCD type */
  557. tmp = __raw_readl(S3C64XX_SPCON);
  558. tmp &= ~S3C64XX_SPCON_LCD_SEL_MASK;
  559. tmp |= S3C64XX_SPCON_LCD_SEL_RGB;
  560. __raw_writel(tmp, S3C64XX_SPCON);
  561. /* remove the lcd bypass */
  562. tmp = __raw_readl(S3C64XX_MODEM_MIFPCON);
  563. tmp &= ~MIFPCON_LCD_BYPASS;
  564. __raw_writel(tmp, S3C64XX_MODEM_MIFPCON);
  565. }
  566. static void __init smdk6410_machine_init(void)
  567. {
  568. u32 cs1;
  569. s3c_i2c0_set_platdata(NULL);
  570. s3c_i2c1_set_platdata(NULL);
  571. s3c_fb_set_platdata(&smdk6410_lcd_pdata);
  572. samsung_keypad_set_platdata(&smdk6410_keypad_data);
  573. s3c24xx_ts_set_platdata(NULL);
  574. /* configure nCS1 width to 16 bits */
  575. cs1 = __raw_readl(S3C64XX_SROM_BW) &
  576. ~(S3C64XX_SROM_BW__CS_MASK << S3C64XX_SROM_BW__NCS1__SHIFT);
  577. cs1 |= ((1 << S3C64XX_SROM_BW__DATAWIDTH__SHIFT) |
  578. (1 << S3C64XX_SROM_BW__WAITENABLE__SHIFT) |
  579. (1 << S3C64XX_SROM_BW__BYTEENABLE__SHIFT)) <<
  580. S3C64XX_SROM_BW__NCS1__SHIFT;
  581. __raw_writel(cs1, S3C64XX_SROM_BW);
  582. /* set timing for nCS1 suitable for ethernet chip */
  583. __raw_writel((0 << S3C64XX_SROM_BCX__PMC__SHIFT) |
  584. (6 << S3C64XX_SROM_BCX__TACP__SHIFT) |
  585. (4 << S3C64XX_SROM_BCX__TCAH__SHIFT) |
  586. (1 << S3C64XX_SROM_BCX__TCOH__SHIFT) |
  587. (0xe << S3C64XX_SROM_BCX__TACC__SHIFT) |
  588. (4 << S3C64XX_SROM_BCX__TCOS__SHIFT) |
  589. (0 << S3C64XX_SROM_BCX__TACS__SHIFT), S3C64XX_SROM_BC1);
  590. gpio_request(S3C64XX_GPN(5), "LCD power");
  591. gpio_request(S3C64XX_GPF(13), "LCD power");
  592. i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
  593. i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
  594. s3c_ide_set_platdata(&smdk6410_ide_pdata);
  595. samsung_bl_set(&smdk6410_bl_gpio_info, &smdk6410_bl_data);
  596. platform_add_devices(smdk6410_devices, ARRAY_SIZE(smdk6410_devices));
  597. }
  598. MACHINE_START(SMDK6410, "SMDK6410")
  599. /* Maintainer: Ben Dooks <ben-linux@fluff.org> */
  600. .atag_offset = 0x100,
  601. .init_irq = s3c6410_init_irq,
  602. .map_io = smdk6410_map_io,
  603. .init_machine = smdk6410_machine_init,
  604. .timer = &s3c24xx_timer,
  605. MACHINE_END