dma.c 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /*
  2. * arch/arm/mach-ep93xx/dma.c
  3. *
  4. * Platform support code for the EP93xx dmaengine driver.
  5. *
  6. * Copyright (C) 2011 Mika Westerberg
  7. *
  8. * This work is based on the original dma-m2p implementation with
  9. * following copyrights:
  10. *
  11. * Copyright (C) 2006 Lennert Buytenhek <buytenh@wantstofly.org>
  12. * Copyright (C) 2006 Applied Data Systems
  13. * Copyright (C) 2009 Ryan Mallon <rmallon@gmail.com>
  14. *
  15. * This program is free software; you can redistribute it and/or modify
  16. * it under the terms of the GNU General Public License as published by
  17. * the Free Software Foundation; either version 2 of the License, or (at
  18. * your option) any later version.
  19. */
  20. #include <linux/dmaengine.h>
  21. #include <linux/dma-mapping.h>
  22. #include <linux/init.h>
  23. #include <linux/interrupt.h>
  24. #include <linux/kernel.h>
  25. #include <linux/platform_device.h>
  26. #include <mach/dma.h>
  27. #include <mach/hardware.h>
  28. #define DMA_CHANNEL(_name, _base, _irq) \
  29. { .name = (_name), .base = (_base), .irq = (_irq) }
  30. /*
  31. * DMA M2P channels.
  32. *
  33. * On the EP93xx chip the following peripherals my be allocated to the 10
  34. * Memory to Internal Peripheral (M2P) channels (5 transmit + 5 receive).
  35. *
  36. * I2S contains 3 Tx and 3 Rx DMA Channels
  37. * AAC contains 3 Tx and 3 Rx DMA Channels
  38. * UART1 contains 1 Tx and 1 Rx DMA Channels
  39. * UART2 contains 1 Tx and 1 Rx DMA Channels
  40. * UART3 contains 1 Tx and 1 Rx DMA Channels
  41. * IrDA contains 1 Tx and 1 Rx DMA Channels
  42. *
  43. * Registers are mapped statically in ep93xx_map_io().
  44. */
  45. static struct ep93xx_dma_chan_data ep93xx_dma_m2p_channels[] = {
  46. DMA_CHANNEL("m2p0", EP93XX_DMA_BASE + 0x0000, IRQ_EP93XX_DMAM2P0),
  47. DMA_CHANNEL("m2p1", EP93XX_DMA_BASE + 0x0040, IRQ_EP93XX_DMAM2P1),
  48. DMA_CHANNEL("m2p2", EP93XX_DMA_BASE + 0x0080, IRQ_EP93XX_DMAM2P2),
  49. DMA_CHANNEL("m2p3", EP93XX_DMA_BASE + 0x00c0, IRQ_EP93XX_DMAM2P3),
  50. DMA_CHANNEL("m2p4", EP93XX_DMA_BASE + 0x0240, IRQ_EP93XX_DMAM2P4),
  51. DMA_CHANNEL("m2p5", EP93XX_DMA_BASE + 0x0200, IRQ_EP93XX_DMAM2P5),
  52. DMA_CHANNEL("m2p6", EP93XX_DMA_BASE + 0x02c0, IRQ_EP93XX_DMAM2P6),
  53. DMA_CHANNEL("m2p7", EP93XX_DMA_BASE + 0x0280, IRQ_EP93XX_DMAM2P7),
  54. DMA_CHANNEL("m2p8", EP93XX_DMA_BASE + 0x0340, IRQ_EP93XX_DMAM2P8),
  55. DMA_CHANNEL("m2p9", EP93XX_DMA_BASE + 0x0300, IRQ_EP93XX_DMAM2P9),
  56. };
  57. static struct ep93xx_dma_platform_data ep93xx_dma_m2p_data = {
  58. .channels = ep93xx_dma_m2p_channels,
  59. .num_channels = ARRAY_SIZE(ep93xx_dma_m2p_channels),
  60. };
  61. static struct platform_device ep93xx_dma_m2p_device = {
  62. .name = "ep93xx-dma-m2p",
  63. .id = -1,
  64. .dev = {
  65. .platform_data = &ep93xx_dma_m2p_data,
  66. },
  67. };
  68. /*
  69. * DMA M2M channels.
  70. *
  71. * There are 2 M2M channels which support memcpy/memset and in addition simple
  72. * hardware requests from/to SSP and IDE. We do not implement an external
  73. * hardware requests.
  74. *
  75. * Registers are mapped statically in ep93xx_map_io().
  76. */
  77. static struct ep93xx_dma_chan_data ep93xx_dma_m2m_channels[] = {
  78. DMA_CHANNEL("m2m0", EP93XX_DMA_BASE + 0x0100, IRQ_EP93XX_DMAM2M0),
  79. DMA_CHANNEL("m2m1", EP93XX_DMA_BASE + 0x0140, IRQ_EP93XX_DMAM2M1),
  80. };
  81. static struct ep93xx_dma_platform_data ep93xx_dma_m2m_data = {
  82. .channels = ep93xx_dma_m2m_channels,
  83. .num_channels = ARRAY_SIZE(ep93xx_dma_m2m_channels),
  84. };
  85. static struct platform_device ep93xx_dma_m2m_device = {
  86. .name = "ep93xx-dma-m2m",
  87. .id = -1,
  88. .dev = {
  89. .platform_data = &ep93xx_dma_m2m_data,
  90. },
  91. };
  92. static int __init ep93xx_dma_init(void)
  93. {
  94. platform_device_register(&ep93xx_dma_m2p_device);
  95. platform_device_register(&ep93xx_dma_m2m_device);
  96. return 0;
  97. }
  98. arch_initcall(ep93xx_dma_init);