omap3.dtsi 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. /*
  2. * Device Tree Source for OMAP3 SoC
  3. *
  4. * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. /include/ "skeleton.dtsi"
  11. / {
  12. compatible = "ti,omap3430", "ti,omap3";
  13. cpus {
  14. cpu@0 {
  15. compatible = "arm,cortex-a8";
  16. };
  17. };
  18. /*
  19. * The soc node represents the soc top level view. It is uses for IPs
  20. * that are not memory mapped in the MPU view or for the MPU itself.
  21. */
  22. soc {
  23. compatible = "ti,omap-infra";
  24. mpu {
  25. compatible = "ti,omap3-mpu";
  26. ti,hwmods = "mpu";
  27. };
  28. iva {
  29. compatible = "ti,iva2.2";
  30. ti,hwmods = "iva";
  31. dsp {
  32. compatible = "ti,omap3-c64";
  33. };
  34. };
  35. };
  36. /*
  37. * XXX: Use a flat representation of the OMAP3 interconnect.
  38. * The real OMAP interconnect network is quite complex.
  39. * Since that will not bring real advantage to represent that in DT for
  40. * the moment, just use a fake OCP bus entry to represent the whole bus
  41. * hierarchy.
  42. */
  43. ocp {
  44. compatible = "simple-bus";
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. ranges;
  48. ti,hwmods = "l3_main";
  49. intc: interrupt-controller@1 {
  50. compatible = "ti,omap3-intc";
  51. interrupt-controller;
  52. #interrupt-cells = <1>;
  53. };
  54. };
  55. };