imx51-babbage.dts 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. /*
  2. * Copyright 2011 Freescale Semiconductor, Inc.
  3. * Copyright 2011 Linaro Ltd.
  4. *
  5. * The code contained herein is licensed under the GNU General Public
  6. * License. You may obtain a copy of the GNU General Public License
  7. * Version 2 or later at the following locations:
  8. *
  9. * http://www.opensource.org/licenses/gpl-license.html
  10. * http://www.gnu.org/copyleft/gpl.html
  11. */
  12. /dts-v1/;
  13. /include/ "imx51.dtsi"
  14. / {
  15. model = "Freescale i.MX51 Babbage Board";
  16. compatible = "fsl,imx51-babbage", "fsl,imx51";
  17. chosen {
  18. bootargs = "console=ttymxc0,115200 root=/dev/mmcblk0p3 rootwait";
  19. };
  20. memory {
  21. reg = <0x90000000 0x20000000>;
  22. };
  23. soc {
  24. aips@70000000 { /* aips-1 */
  25. spba@70000000 {
  26. esdhc@70004000 { /* ESDHC1 */
  27. fsl,cd-internal;
  28. fsl,wp-internal;
  29. status = "okay";
  30. };
  31. esdhc@70008000 { /* ESDHC2 */
  32. cd-gpios = <&gpio0 6 0>; /* GPIO1_6 */
  33. wp-gpios = <&gpio0 5 0>; /* GPIO1_5 */
  34. status = "okay";
  35. };
  36. uart2: uart@7000c000 { /* UART3 */
  37. fsl,uart-has-rtscts;
  38. status = "okay";
  39. };
  40. ecspi@70010000 { /* ECSPI1 */
  41. fsl,spi-num-chipselects = <2>;
  42. cs-gpios = <&gpio3 24 0>, /* GPIO4_24 */
  43. <&gpio3 25 0>; /* GPIO4_25 */
  44. status = "okay";
  45. pmic: mc13892@0 {
  46. #address-cells = <1>;
  47. #size-cells = <0>;
  48. compatible = "fsl,mc13892";
  49. spi-max-frequency = <6000000>;
  50. reg = <0>;
  51. mc13xxx-irq-gpios = <&gpio0 8 0>; /* GPIO1_8 */
  52. fsl,mc13xxx-uses-regulator;
  53. };
  54. flash: at45db321d@1 {
  55. #address-cells = <1>;
  56. #size-cells = <1>;
  57. compatible = "atmel,at45db321d", "atmel,at45", "atmel,dataflash";
  58. spi-max-frequency = <25000000>;
  59. reg = <1>;
  60. partition@0 {
  61. label = "U-Boot";
  62. reg = <0x0 0x40000>;
  63. read-only;
  64. };
  65. partition@40000 {
  66. label = "Kernel";
  67. reg = <0x40000 0x3c0000>;
  68. };
  69. };
  70. };
  71. };
  72. wdog@73f98000 { /* WDOG1 */
  73. status = "okay";
  74. };
  75. iomuxc@73fa8000 {
  76. compatible = "fsl,imx51-iomuxc-babbage";
  77. reg = <0x73fa8000 0x4000>;
  78. };
  79. uart0: uart@73fbc000 {
  80. fsl,uart-has-rtscts;
  81. status = "okay";
  82. };
  83. uart1: uart@73fc0000 {
  84. status = "okay";
  85. };
  86. };
  87. aips@80000000 { /* aips-2 */
  88. sdma@83fb0000 {
  89. fsl,sdma-ram-script-name = "imx/sdma/sdma-imx51.bin";
  90. };
  91. i2c@83fc4000 { /* I2C2 */
  92. status = "okay";
  93. codec: sgtl5000@0a {
  94. compatible = "fsl,sgtl5000";
  95. reg = <0x0a>;
  96. };
  97. };
  98. fec@83fec000 {
  99. phy-mode = "mii";
  100. status = "okay";
  101. };
  102. };
  103. };
  104. gpio-keys {
  105. compatible = "gpio-keys";
  106. power {
  107. label = "Power Button";
  108. gpios = <&gpio1 21 0>;
  109. linux,code = <116>; /* KEY_POWER */
  110. gpio-key,wakeup;
  111. };
  112. };
  113. };