cx88-tvaudio.c 28 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018
  1. /*
  2. cx88x-audio.c - Conexant CX23880/23881 audio downstream driver driver
  3. (c) 2001 Michael Eskin, Tom Zakrajsek [Windows version]
  4. (c) 2002 Yurij Sysoev <yurij@naturesoft.net>
  5. (c) 2003 Gerd Knorr <kraxel@bytesex.org>
  6. -----------------------------------------------------------------------
  7. Lot of voodoo here. Even the data sheet doesn't help to
  8. understand what is going on here, the documentation for the audio
  9. part of the cx2388x chip is *very* bad.
  10. Some of this comes from party done linux driver sources I got from
  11. [undocumented].
  12. Some comes from the dscaler sources, one of the dscaler driver guy works
  13. for Conexant ...
  14. -----------------------------------------------------------------------
  15. This program is free software; you can redistribute it and/or modify
  16. it under the terms of the GNU General Public License as published by
  17. the Free Software Foundation; either version 2 of the License, or
  18. (at your option) any later version.
  19. This program is distributed in the hope that it will be useful,
  20. but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. GNU General Public License for more details.
  23. You should have received a copy of the GNU General Public License
  24. along with this program; if not, write to the Free Software
  25. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  26. */
  27. #include <linux/module.h>
  28. #include <linux/moduleparam.h>
  29. #include <linux/errno.h>
  30. #include <linux/kernel.h>
  31. #include <linux/slab.h>
  32. #include <linux/mm.h>
  33. #include <linux/poll.h>
  34. #include <linux/pci.h>
  35. #include <linux/signal.h>
  36. #include <linux/ioport.h>
  37. #include <linux/sched.h>
  38. #include <linux/types.h>
  39. #include <linux/interrupt.h>
  40. #include <linux/vmalloc.h>
  41. #include <linux/init.h>
  42. #include <linux/smp_lock.h>
  43. #include <linux/delay.h>
  44. #include <linux/kthread.h>
  45. #include "cx88.h"
  46. static unsigned int audio_debug = 0;
  47. module_param(audio_debug, int, 0644);
  48. MODULE_PARM_DESC(audio_debug, "enable debug messages [audio]");
  49. static unsigned int always_analog = 0;
  50. module_param(always_analog,int,0644);
  51. MODULE_PARM_DESC(always_analog,"force analog audio out");
  52. #define dprintk(fmt, arg...) if (audio_debug) \
  53. printk(KERN_DEBUG "%s/0: " fmt, core->name , ## arg)
  54. /* ----------------------------------------------------------- */
  55. static char *aud_ctl_names[64] = {
  56. [EN_BTSC_FORCE_MONO] = "BTSC_FORCE_MONO",
  57. [EN_BTSC_FORCE_STEREO] = "BTSC_FORCE_STEREO",
  58. [EN_BTSC_FORCE_SAP] = "BTSC_FORCE_SAP",
  59. [EN_BTSC_AUTO_STEREO] = "BTSC_AUTO_STEREO",
  60. [EN_BTSC_AUTO_SAP] = "BTSC_AUTO_SAP",
  61. [EN_A2_FORCE_MONO1] = "A2_FORCE_MONO1",
  62. [EN_A2_FORCE_MONO2] = "A2_FORCE_MONO2",
  63. [EN_A2_FORCE_STEREO] = "A2_FORCE_STEREO",
  64. [EN_A2_AUTO_MONO2] = "A2_AUTO_MONO2",
  65. [EN_A2_AUTO_STEREO] = "A2_AUTO_STEREO",
  66. [EN_EIAJ_FORCE_MONO1] = "EIAJ_FORCE_MONO1",
  67. [EN_EIAJ_FORCE_MONO2] = "EIAJ_FORCE_MONO2",
  68. [EN_EIAJ_FORCE_STEREO] = "EIAJ_FORCE_STEREO",
  69. [EN_EIAJ_AUTO_MONO2] = "EIAJ_AUTO_MONO2",
  70. [EN_EIAJ_AUTO_STEREO] = "EIAJ_AUTO_STEREO",
  71. [EN_NICAM_FORCE_MONO1] = "NICAM_FORCE_MONO1",
  72. [EN_NICAM_FORCE_MONO2] = "NICAM_FORCE_MONO2",
  73. [EN_NICAM_FORCE_STEREO] = "NICAM_FORCE_STEREO",
  74. [EN_NICAM_AUTO_MONO2] = "NICAM_AUTO_MONO2",
  75. [EN_NICAM_AUTO_STEREO] = "NICAM_AUTO_STEREO",
  76. [EN_FMRADIO_FORCE_MONO] = "FMRADIO_FORCE_MONO",
  77. [EN_FMRADIO_FORCE_STEREO] = "FMRADIO_FORCE_STEREO",
  78. [EN_FMRADIO_AUTO_STEREO] = "FMRADIO_AUTO_STEREO",
  79. };
  80. struct rlist {
  81. u32 reg;
  82. u32 val;
  83. };
  84. static void set_audio_registers(struct cx88_core *core, const struct rlist *l)
  85. {
  86. int i;
  87. for (i = 0; l[i].reg; i++) {
  88. switch (l[i].reg) {
  89. case AUD_PDF_DDS_CNST_BYTE2:
  90. case AUD_PDF_DDS_CNST_BYTE1:
  91. case AUD_PDF_DDS_CNST_BYTE0:
  92. case AUD_QAM_MODE:
  93. case AUD_PHACC_FREQ_8MSB:
  94. case AUD_PHACC_FREQ_8LSB:
  95. cx_writeb(l[i].reg, l[i].val);
  96. break;
  97. default:
  98. cx_write(l[i].reg, l[i].val);
  99. break;
  100. }
  101. }
  102. }
  103. static void set_audio_start(struct cx88_core *core, u32 mode)
  104. {
  105. /* mute */
  106. cx_write(AUD_VOL_CTL, (1 << 6));
  107. /* start programming */
  108. cx_write(AUD_INIT, mode);
  109. cx_write(AUD_INIT_LD, 0x0001);
  110. cx_write(AUD_SOFT_RESET, 0x0001);
  111. }
  112. static void set_audio_finish(struct cx88_core *core, u32 ctl)
  113. {
  114. u32 volume;
  115. #ifndef USING_CX88_ALSA
  116. /* restart dma; This avoids buzz in NICAM and is good in others */
  117. cx88_stop_audio_dma(core);
  118. #endif
  119. cx_write(AUD_RATE_THRES_DMD, 0x000000C0);
  120. #ifndef USING_CX88_ALSA
  121. cx88_start_audio_dma(core);
  122. #endif
  123. if (cx88_boards[core->board].blackbird) {
  124. /* sets sound input from external adc */
  125. switch (core->board) {
  126. case CX88_BOARD_HAUPPAUGE_ROSLYN:
  127. case CX88_BOARD_KWORLD_MCE200_DELUXE:
  128. case CX88_BOARD_KWORLD_HARDWARE_MPEG_TV_XPERT:
  129. case CX88_BOARD_PIXELVIEW_PLAYTV_P7000:
  130. cx_clear(AUD_CTL, EN_I2SIN_ENABLE);
  131. break;
  132. default:
  133. cx_set(AUD_CTL, EN_I2SIN_ENABLE);
  134. }
  135. cx_write(AUD_I2SINPUTCNTL, 4);
  136. cx_write(AUD_BAUDRATE, 1);
  137. /* 'pass-thru mode': this enables the i2s output to the mpeg encoder */
  138. cx_set(AUD_CTL, EN_I2SOUT_ENABLE);
  139. cx_write(AUD_I2SOUTPUTCNTL, 1);
  140. cx_write(AUD_I2SCNTL, 0);
  141. /* cx_write(AUD_APB_IN_RATE_ADJ, 0); */
  142. }
  143. if ((always_analog) || (!cx88_boards[core->board].blackbird)) {
  144. ctl |= EN_DAC_ENABLE;
  145. cx_write(AUD_CTL, ctl);
  146. }
  147. /* finish programming */
  148. cx_write(AUD_SOFT_RESET, 0x0000);
  149. /* unmute */
  150. volume = cx_sread(SHADOW_AUD_VOL_CTL);
  151. cx_swrite(SHADOW_AUD_VOL_CTL, AUD_VOL_CTL, volume);
  152. }
  153. /* ----------------------------------------------------------- */
  154. static void set_audio_standard_BTSC(struct cx88_core *core, unsigned int sap,
  155. u32 mode)
  156. {
  157. static const struct rlist btsc[] = {
  158. {AUD_AFE_12DB_EN, 0x00000001},
  159. {AUD_OUT1_SEL, 0x00000013},
  160. {AUD_OUT1_SHIFT, 0x00000000},
  161. {AUD_POLY0_DDS_CONSTANT, 0x0012010c},
  162. {AUD_DMD_RA_DDS, 0x00c3e7aa},
  163. {AUD_DBX_IN_GAIN, 0x00004734},
  164. {AUD_DBX_WBE_GAIN, 0x00004640},
  165. {AUD_DBX_SE_GAIN, 0x00008d31},
  166. {AUD_DCOC_0_SRC, 0x0000001a},
  167. {AUD_IIR1_4_SEL, 0x00000021},
  168. {AUD_DCOC_PASS_IN, 0x00000003},
  169. {AUD_DCOC_0_SHIFT_IN0, 0x0000000a},
  170. {AUD_DCOC_0_SHIFT_IN1, 0x00000008},
  171. {AUD_DCOC_1_SHIFT_IN0, 0x0000000a},
  172. {AUD_DCOC_1_SHIFT_IN1, 0x00000008},
  173. {AUD_DN0_FREQ, 0x0000283b},
  174. {AUD_DN2_SRC_SEL, 0x00000008},
  175. {AUD_DN2_FREQ, 0x00003000},
  176. {AUD_DN2_AFC, 0x00000002},
  177. {AUD_DN2_SHFT, 0x00000000},
  178. {AUD_IIR2_2_SEL, 0x00000020},
  179. {AUD_IIR2_2_SHIFT, 0x00000000},
  180. {AUD_IIR2_3_SEL, 0x0000001f},
  181. {AUD_IIR2_3_SHIFT, 0x00000000},
  182. {AUD_CRDC1_SRC_SEL, 0x000003ce},
  183. {AUD_CRDC1_SHIFT, 0x00000000},
  184. {AUD_CORDIC_SHIFT_1, 0x00000007},
  185. {AUD_DCOC_1_SRC, 0x0000001b},
  186. {AUD_DCOC1_SHIFT, 0x00000000},
  187. {AUD_RDSI_SEL, 0x00000008},
  188. {AUD_RDSQ_SEL, 0x00000008},
  189. {AUD_RDSI_SHIFT, 0x00000000},
  190. {AUD_RDSQ_SHIFT, 0x00000000},
  191. {AUD_POLYPH80SCALEFAC, 0x00000003},
  192. { /* end of list */ },
  193. };
  194. static const struct rlist btsc_sap[] = {
  195. {AUD_AFE_12DB_EN, 0x00000001},
  196. {AUD_DBX_IN_GAIN, 0x00007200},
  197. {AUD_DBX_WBE_GAIN, 0x00006200},
  198. {AUD_DBX_SE_GAIN, 0x00006200},
  199. {AUD_IIR1_1_SEL, 0x00000000},
  200. {AUD_IIR1_3_SEL, 0x00000001},
  201. {AUD_DN1_SRC_SEL, 0x00000007},
  202. {AUD_IIR1_4_SHIFT, 0x00000006},
  203. {AUD_IIR2_1_SHIFT, 0x00000000},
  204. {AUD_IIR2_2_SHIFT, 0x00000000},
  205. {AUD_IIR3_0_SHIFT, 0x00000000},
  206. {AUD_IIR3_1_SHIFT, 0x00000000},
  207. {AUD_IIR3_0_SEL, 0x0000000d},
  208. {AUD_IIR3_1_SEL, 0x0000000e},
  209. {AUD_DEEMPH1_SRC_SEL, 0x00000014},
  210. {AUD_DEEMPH1_SHIFT, 0x00000000},
  211. {AUD_DEEMPH1_G0, 0x00004000},
  212. {AUD_DEEMPH1_A0, 0x00000000},
  213. {AUD_DEEMPH1_B0, 0x00000000},
  214. {AUD_DEEMPH1_A1, 0x00000000},
  215. {AUD_DEEMPH1_B1, 0x00000000},
  216. {AUD_OUT0_SEL, 0x0000003f},
  217. {AUD_OUT1_SEL, 0x0000003f},
  218. {AUD_DN1_AFC, 0x00000002},
  219. {AUD_DCOC_0_SHIFT_IN0, 0x0000000a},
  220. {AUD_DCOC_0_SHIFT_IN1, 0x00000008},
  221. {AUD_DCOC_1_SHIFT_IN0, 0x0000000a},
  222. {AUD_DCOC_1_SHIFT_IN1, 0x00000008},
  223. {AUD_IIR1_0_SEL, 0x0000001d},
  224. {AUD_IIR1_2_SEL, 0x0000001e},
  225. {AUD_IIR2_1_SEL, 0x00000002},
  226. {AUD_IIR2_2_SEL, 0x00000004},
  227. {AUD_IIR3_2_SEL, 0x0000000f},
  228. {AUD_DCOC2_SHIFT, 0x00000001},
  229. {AUD_IIR3_2_SHIFT, 0x00000001},
  230. {AUD_DEEMPH0_SRC_SEL, 0x00000014},
  231. {AUD_CORDIC_SHIFT_1, 0x00000006},
  232. {AUD_POLY0_DDS_CONSTANT, 0x000e4db2},
  233. {AUD_DMD_RA_DDS, 0x00f696e6},
  234. {AUD_IIR2_3_SEL, 0x00000025},
  235. {AUD_IIR1_4_SEL, 0x00000021},
  236. {AUD_DN1_FREQ, 0x0000c965},
  237. {AUD_DCOC_PASS_IN, 0x00000003},
  238. {AUD_DCOC_0_SRC, 0x0000001a},
  239. {AUD_DCOC_1_SRC, 0x0000001b},
  240. {AUD_DCOC1_SHIFT, 0x00000000},
  241. {AUD_RDSI_SEL, 0x00000009},
  242. {AUD_RDSQ_SEL, 0x00000009},
  243. {AUD_RDSI_SHIFT, 0x00000000},
  244. {AUD_RDSQ_SHIFT, 0x00000000},
  245. {AUD_POLYPH80SCALEFAC, 0x00000003},
  246. { /* end of list */ },
  247. };
  248. mode |= EN_FMRADIO_EN_RDS;
  249. if (sap) {
  250. dprintk("%s SAP (status: unknown)\n", __FUNCTION__);
  251. set_audio_start(core, SEL_SAP);
  252. set_audio_registers(core, btsc_sap);
  253. set_audio_finish(core, mode);
  254. } else {
  255. dprintk("%s (status: known-good)\n", __FUNCTION__);
  256. set_audio_start(core, SEL_BTSC);
  257. set_audio_registers(core, btsc);
  258. set_audio_finish(core, mode);
  259. }
  260. }
  261. static void set_audio_standard_NICAM(struct cx88_core *core, u32 mode)
  262. {
  263. static const struct rlist nicam_l[] = {
  264. {AUD_AFE_12DB_EN, 0x00000001},
  265. {AUD_RATE_ADJ1, 0x00000060},
  266. {AUD_RATE_ADJ2, 0x000000F9},
  267. {AUD_RATE_ADJ3, 0x000001CC},
  268. {AUD_RATE_ADJ4, 0x000002B3},
  269. {AUD_RATE_ADJ5, 0x00000726},
  270. {AUD_DEEMPHDENOM1_R, 0x0000F3D0},
  271. {AUD_DEEMPHDENOM2_R, 0x00000000},
  272. {AUD_ERRLOGPERIOD_R, 0x00000064},
  273. {AUD_ERRINTRPTTHSHLD1_R, 0x00000FFF},
  274. {AUD_ERRINTRPTTHSHLD2_R, 0x0000001F},
  275. {AUD_ERRINTRPTTHSHLD3_R, 0x0000000F},
  276. {AUD_POLYPH80SCALEFAC, 0x00000003},
  277. {AUD_DMD_RA_DDS, 0x00C00000},
  278. {AUD_PLL_INT, 0x0000001E},
  279. {AUD_PLL_DDS, 0x00000000},
  280. {AUD_PLL_FRAC, 0x0000E542},
  281. {AUD_START_TIMER, 0x00000000},
  282. {AUD_DEEMPHNUMER1_R, 0x000353DE},
  283. {AUD_DEEMPHNUMER2_R, 0x000001B1},
  284. {AUD_PDF_DDS_CNST_BYTE2, 0x06},
  285. {AUD_PDF_DDS_CNST_BYTE1, 0x82},
  286. {AUD_PDF_DDS_CNST_BYTE0, 0x12},
  287. {AUD_QAM_MODE, 0x05},
  288. {AUD_PHACC_FREQ_8MSB, 0x34},
  289. {AUD_PHACC_FREQ_8LSB, 0x4C},
  290. {AUD_DEEMPHGAIN_R, 0x00006680},
  291. {AUD_RATE_THRES_DMD, 0x000000C0},
  292. { /* end of list */ },
  293. };
  294. static const struct rlist nicam_bgdki_common[] = {
  295. {AUD_AFE_12DB_EN, 0x00000001},
  296. {AUD_RATE_ADJ1, 0x00000010},
  297. {AUD_RATE_ADJ2, 0x00000040},
  298. {AUD_RATE_ADJ3, 0x00000100},
  299. {AUD_RATE_ADJ4, 0x00000400},
  300. {AUD_RATE_ADJ5, 0x00001000},
  301. {AUD_ERRLOGPERIOD_R, 0x00000fff},
  302. {AUD_ERRINTRPTTHSHLD1_R, 0x000003ff},
  303. {AUD_ERRINTRPTTHSHLD2_R, 0x000000ff},
  304. {AUD_ERRINTRPTTHSHLD3_R, 0x0000003f},
  305. {AUD_POLYPH80SCALEFAC, 0x00000003},
  306. {AUD_DEEMPHGAIN_R, 0x000023c2},
  307. {AUD_DEEMPHNUMER1_R, 0x0002a7bc},
  308. {AUD_DEEMPHNUMER2_R, 0x0003023e},
  309. {AUD_DEEMPHDENOM1_R, 0x0000f3d0},
  310. {AUD_DEEMPHDENOM2_R, 0x00000000},
  311. {AUD_PDF_DDS_CNST_BYTE2, 0x06},
  312. {AUD_PDF_DDS_CNST_BYTE1, 0x82},
  313. {AUD_QAM_MODE, 0x05},
  314. { /* end of list */ },
  315. };
  316. static const struct rlist nicam_i[] = {
  317. {AUD_PDF_DDS_CNST_BYTE0, 0x12},
  318. {AUD_PHACC_FREQ_8MSB, 0x3a},
  319. {AUD_PHACC_FREQ_8LSB, 0x93},
  320. { /* end of list */ },
  321. };
  322. static const struct rlist nicam_default[] = {
  323. {AUD_PDF_DDS_CNST_BYTE0, 0x16},
  324. {AUD_PHACC_FREQ_8MSB, 0x34},
  325. {AUD_PHACC_FREQ_8LSB, 0x4c},
  326. { /* end of list */ },
  327. };
  328. set_audio_start(core,SEL_NICAM);
  329. switch (core->tvaudio) {
  330. case WW_L:
  331. dprintk("%s SECAM-L NICAM (status: devel)\n", __FUNCTION__);
  332. set_audio_registers(core, nicam_l);
  333. break;
  334. case WW_I:
  335. dprintk("%s PAL-I NICAM (status: known-good)\n", __FUNCTION__);
  336. set_audio_registers(core, nicam_bgdki_common);
  337. set_audio_registers(core, nicam_i);
  338. break;
  339. default:
  340. dprintk("%s PAL-BGDK NICAM (status: known-good)\n", __FUNCTION__);
  341. set_audio_registers(core, nicam_bgdki_common);
  342. set_audio_registers(core, nicam_default);
  343. break;
  344. };
  345. mode |= EN_DMTRX_LR | EN_DMTRX_BYPASS;
  346. set_audio_finish(core, mode);
  347. }
  348. static void set_audio_standard_A2(struct cx88_core *core, u32 mode)
  349. {
  350. static const struct rlist a2_bgdk_common[] = {
  351. {AUD_ERRLOGPERIOD_R, 0x00000064},
  352. {AUD_ERRINTRPTTHSHLD1_R, 0x00000fff},
  353. {AUD_ERRINTRPTTHSHLD2_R, 0x0000001f},
  354. {AUD_ERRINTRPTTHSHLD3_R, 0x0000000f},
  355. {AUD_PDF_DDS_CNST_BYTE2, 0x06},
  356. {AUD_PDF_DDS_CNST_BYTE1, 0x82},
  357. {AUD_PDF_DDS_CNST_BYTE0, 0x12},
  358. {AUD_QAM_MODE, 0x05},
  359. {AUD_PHACC_FREQ_8MSB, 0x34},
  360. {AUD_PHACC_FREQ_8LSB, 0x4c},
  361. {AUD_RATE_ADJ1, 0x00000100},
  362. {AUD_RATE_ADJ2, 0x00000200},
  363. {AUD_RATE_ADJ3, 0x00000300},
  364. {AUD_RATE_ADJ4, 0x00000400},
  365. {AUD_RATE_ADJ5, 0x00000500},
  366. {AUD_THR_FR, 0x00000000},
  367. {AAGC_HYST, 0x0000001a},
  368. {AUD_PILOT_BQD_1_K0, 0x0000755b},
  369. {AUD_PILOT_BQD_1_K1, 0x00551340},
  370. {AUD_PILOT_BQD_1_K2, 0x006d30be},
  371. {AUD_PILOT_BQD_1_K3, 0xffd394af},
  372. {AUD_PILOT_BQD_1_K4, 0x00400000},
  373. {AUD_PILOT_BQD_2_K0, 0x00040000},
  374. {AUD_PILOT_BQD_2_K1, 0x002a4841},
  375. {AUD_PILOT_BQD_2_K2, 0x00400000},
  376. {AUD_PILOT_BQD_2_K3, 0x00000000},
  377. {AUD_PILOT_BQD_2_K4, 0x00000000},
  378. {AUD_MODE_CHG_TIMER, 0x00000040},
  379. {AUD_AFE_12DB_EN, 0x00000001},
  380. {AUD_CORDIC_SHIFT_0, 0x00000007},
  381. {AUD_CORDIC_SHIFT_1, 0x00000007},
  382. {AUD_DEEMPH0_G0, 0x00000380},
  383. {AUD_DEEMPH1_G0, 0x00000380},
  384. {AUD_DCOC_0_SRC, 0x0000001a},
  385. {AUD_DCOC0_SHIFT, 0x00000000},
  386. {AUD_DCOC_0_SHIFT_IN0, 0x0000000a},
  387. {AUD_DCOC_0_SHIFT_IN1, 0x00000008},
  388. {AUD_DCOC_PASS_IN, 0x00000003},
  389. {AUD_IIR3_0_SEL, 0x00000021},
  390. {AUD_DN2_AFC, 0x00000002},
  391. {AUD_DCOC_1_SRC, 0x0000001b},
  392. {AUD_DCOC1_SHIFT, 0x00000000},
  393. {AUD_DCOC_1_SHIFT_IN0, 0x0000000a},
  394. {AUD_DCOC_1_SHIFT_IN1, 0x00000008},
  395. {AUD_IIR3_1_SEL, 0x00000023},
  396. {AUD_RDSI_SEL, 0x00000017},
  397. {AUD_RDSI_SHIFT, 0x00000000},
  398. {AUD_RDSQ_SEL, 0x00000017},
  399. {AUD_RDSQ_SHIFT, 0x00000000},
  400. {AUD_PLL_INT, 0x0000001e},
  401. {AUD_PLL_DDS, 0x00000000},
  402. {AUD_PLL_FRAC, 0x0000e542},
  403. {AUD_POLYPH80SCALEFAC, 0x00000001},
  404. {AUD_START_TIMER, 0x00000000},
  405. { /* end of list */ },
  406. };
  407. static const struct rlist a2_bg[] = {
  408. {AUD_DMD_RA_DDS, 0x002a4f2f},
  409. {AUD_C1_UP_THR, 0x00007000},
  410. {AUD_C1_LO_THR, 0x00005400},
  411. {AUD_C2_UP_THR, 0x00005400},
  412. {AUD_C2_LO_THR, 0x00003000},
  413. { /* end of list */ },
  414. };
  415. static const struct rlist a2_dk[] = {
  416. {AUD_DMD_RA_DDS, 0x002a4f2f},
  417. {AUD_C1_UP_THR, 0x00007000},
  418. {AUD_C1_LO_THR, 0x00005400},
  419. {AUD_C2_UP_THR, 0x00005400},
  420. {AUD_C2_LO_THR, 0x00003000},
  421. {AUD_DN0_FREQ, 0x00003a1c},
  422. {AUD_DN2_FREQ, 0x0000d2e0},
  423. { /* end of list */ },
  424. };
  425. static const struct rlist a1_i[] = {
  426. {AUD_ERRLOGPERIOD_R, 0x00000064},
  427. {AUD_ERRINTRPTTHSHLD1_R, 0x00000fff},
  428. {AUD_ERRINTRPTTHSHLD2_R, 0x0000001f},
  429. {AUD_ERRINTRPTTHSHLD3_R, 0x0000000f},
  430. {AUD_PDF_DDS_CNST_BYTE2, 0x06},
  431. {AUD_PDF_DDS_CNST_BYTE1, 0x82},
  432. {AUD_PDF_DDS_CNST_BYTE0, 0x12},
  433. {AUD_QAM_MODE, 0x05},
  434. {AUD_PHACC_FREQ_8MSB, 0x3a},
  435. {AUD_PHACC_FREQ_8LSB, 0x93},
  436. {AUD_DMD_RA_DDS, 0x002a4f2f},
  437. {AUD_PLL_INT, 0x0000001e},
  438. {AUD_PLL_DDS, 0x00000004},
  439. {AUD_PLL_FRAC, 0x0000e542},
  440. {AUD_RATE_ADJ1, 0x00000100},
  441. {AUD_RATE_ADJ2, 0x00000200},
  442. {AUD_RATE_ADJ3, 0x00000300},
  443. {AUD_RATE_ADJ4, 0x00000400},
  444. {AUD_RATE_ADJ5, 0x00000500},
  445. {AUD_THR_FR, 0x00000000},
  446. {AUD_PILOT_BQD_1_K0, 0x0000755b},
  447. {AUD_PILOT_BQD_1_K1, 0x00551340},
  448. {AUD_PILOT_BQD_1_K2, 0x006d30be},
  449. {AUD_PILOT_BQD_1_K3, 0xffd394af},
  450. {AUD_PILOT_BQD_1_K4, 0x00400000},
  451. {AUD_PILOT_BQD_2_K0, 0x00040000},
  452. {AUD_PILOT_BQD_2_K1, 0x002a4841},
  453. {AUD_PILOT_BQD_2_K2, 0x00400000},
  454. {AUD_PILOT_BQD_2_K3, 0x00000000},
  455. {AUD_PILOT_BQD_2_K4, 0x00000000},
  456. {AUD_MODE_CHG_TIMER, 0x00000060},
  457. {AUD_AFE_12DB_EN, 0x00000001},
  458. {AAGC_HYST, 0x0000000a},
  459. {AUD_CORDIC_SHIFT_0, 0x00000007},
  460. {AUD_CORDIC_SHIFT_1, 0x00000007},
  461. {AUD_C1_UP_THR, 0x00007000},
  462. {AUD_C1_LO_THR, 0x00005400},
  463. {AUD_C2_UP_THR, 0x00005400},
  464. {AUD_C2_LO_THR, 0x00003000},
  465. {AUD_DCOC_0_SRC, 0x0000001a},
  466. {AUD_DCOC0_SHIFT, 0x00000000},
  467. {AUD_DCOC_0_SHIFT_IN0, 0x0000000a},
  468. {AUD_DCOC_0_SHIFT_IN1, 0x00000008},
  469. {AUD_DCOC_PASS_IN, 0x00000003},
  470. {AUD_IIR3_0_SEL, 0x00000021},
  471. {AUD_DN2_AFC, 0x00000002},
  472. {AUD_DCOC_1_SRC, 0x0000001b},
  473. {AUD_DCOC1_SHIFT, 0x00000000},
  474. {AUD_DCOC_1_SHIFT_IN0, 0x0000000a},
  475. {AUD_DCOC_1_SHIFT_IN1, 0x00000008},
  476. {AUD_IIR3_1_SEL, 0x00000023},
  477. {AUD_DN0_FREQ, 0x000035a3},
  478. {AUD_DN2_FREQ, 0x000029c7},
  479. {AUD_CRDC0_SRC_SEL, 0x00000511},
  480. {AUD_IIR1_0_SEL, 0x00000001},
  481. {AUD_IIR1_1_SEL, 0x00000000},
  482. {AUD_IIR3_2_SEL, 0x00000003},
  483. {AUD_IIR3_2_SHIFT, 0x00000000},
  484. {AUD_IIR3_0_SEL, 0x00000002},
  485. {AUD_IIR2_0_SEL, 0x00000021},
  486. {AUD_IIR2_0_SHIFT, 0x00000002},
  487. {AUD_DEEMPH0_SRC_SEL, 0x0000000b},
  488. {AUD_DEEMPH1_SRC_SEL, 0x0000000b},
  489. {AUD_POLYPH80SCALEFAC, 0x00000001},
  490. {AUD_START_TIMER, 0x00000000},
  491. { /* end of list */ },
  492. };
  493. static const struct rlist am_l[] = {
  494. {AUD_ERRLOGPERIOD_R, 0x00000064},
  495. {AUD_ERRINTRPTTHSHLD1_R, 0x00000FFF},
  496. {AUD_ERRINTRPTTHSHLD2_R, 0x0000001F},
  497. {AUD_ERRINTRPTTHSHLD3_R, 0x0000000F},
  498. {AUD_PDF_DDS_CNST_BYTE2, 0x48},
  499. {AUD_PDF_DDS_CNST_BYTE1, 0x3D},
  500. {AUD_QAM_MODE, 0x00},
  501. {AUD_PDF_DDS_CNST_BYTE0, 0xf5},
  502. {AUD_PHACC_FREQ_8MSB, 0x3a},
  503. {AUD_PHACC_FREQ_8LSB, 0x4a},
  504. {AUD_DEEMPHGAIN_R, 0x00006680},
  505. {AUD_DEEMPHNUMER1_R, 0x000353DE},
  506. {AUD_DEEMPHNUMER2_R, 0x000001B1},
  507. {AUD_DEEMPHDENOM1_R, 0x0000F3D0},
  508. {AUD_DEEMPHDENOM2_R, 0x00000000},
  509. {AUD_FM_MODE_ENABLE, 0x00000007},
  510. {AUD_POLYPH80SCALEFAC, 0x00000003},
  511. {AUD_AFE_12DB_EN, 0x00000001},
  512. {AAGC_GAIN, 0x00000000},
  513. {AAGC_HYST, 0x00000018},
  514. {AAGC_DEF, 0x00000020},
  515. {AUD_DN0_FREQ, 0x00000000},
  516. {AUD_POLY0_DDS_CONSTANT, 0x000E4DB2},
  517. {AUD_DCOC_0_SRC, 0x00000021},
  518. {AUD_IIR1_0_SEL, 0x00000000},
  519. {AUD_IIR1_0_SHIFT, 0x00000007},
  520. {AUD_IIR1_1_SEL, 0x00000002},
  521. {AUD_IIR1_1_SHIFT, 0x00000000},
  522. {AUD_DCOC_1_SRC, 0x00000003},
  523. {AUD_DCOC1_SHIFT, 0x00000000},
  524. {AUD_DCOC_PASS_IN, 0x00000000},
  525. {AUD_IIR1_2_SEL, 0x00000023},
  526. {AUD_IIR1_2_SHIFT, 0x00000000},
  527. {AUD_IIR1_3_SEL, 0x00000004},
  528. {AUD_IIR1_3_SHIFT, 0x00000007},
  529. {AUD_IIR1_4_SEL, 0x00000005},
  530. {AUD_IIR1_4_SHIFT, 0x00000007},
  531. {AUD_IIR3_0_SEL, 0x00000007},
  532. {AUD_IIR3_0_SHIFT, 0x00000000},
  533. {AUD_DEEMPH0_SRC_SEL, 0x00000011},
  534. {AUD_DEEMPH0_SHIFT, 0x00000000},
  535. {AUD_DEEMPH0_G0, 0x00007000},
  536. {AUD_DEEMPH0_A0, 0x00000000},
  537. {AUD_DEEMPH0_B0, 0x00000000},
  538. {AUD_DEEMPH0_A1, 0x00000000},
  539. {AUD_DEEMPH0_B1, 0x00000000},
  540. {AUD_DEEMPH1_SRC_SEL, 0x00000011},
  541. {AUD_DEEMPH1_SHIFT, 0x00000000},
  542. {AUD_DEEMPH1_G0, 0x00007000},
  543. {AUD_DEEMPH1_A0, 0x00000000},
  544. {AUD_DEEMPH1_B0, 0x00000000},
  545. {AUD_DEEMPH1_A1, 0x00000000},
  546. {AUD_DEEMPH1_B1, 0x00000000},
  547. {AUD_OUT0_SEL, 0x0000003F},
  548. {AUD_OUT1_SEL, 0x0000003F},
  549. {AUD_DMD_RA_DDS, 0x00F5C285},
  550. {AUD_PLL_INT, 0x0000001E},
  551. {AUD_PLL_DDS, 0x00000000},
  552. {AUD_PLL_FRAC, 0x0000E542},
  553. {AUD_RATE_ADJ1, 0x00000100},
  554. {AUD_RATE_ADJ2, 0x00000200},
  555. {AUD_RATE_ADJ3, 0x00000300},
  556. {AUD_RATE_ADJ4, 0x00000400},
  557. {AUD_RATE_ADJ5, 0x00000500},
  558. {AUD_RATE_THRES_DMD, 0x000000C0},
  559. { /* end of list */ },
  560. };
  561. static const struct rlist a2_deemph50[] = {
  562. {AUD_DEEMPH0_G0, 0x00000380},
  563. {AUD_DEEMPH1_G0, 0x00000380},
  564. {AUD_DEEMPHGAIN_R, 0x000011e1},
  565. {AUD_DEEMPHNUMER1_R, 0x0002a7bc},
  566. {AUD_DEEMPHNUMER2_R, 0x0003023c},
  567. { /* end of list */ },
  568. };
  569. set_audio_start(core, SEL_A2);
  570. switch (core->tvaudio) {
  571. case WW_BG:
  572. dprintk("%s PAL-BG A1/2 (status: known-good)\n", __FUNCTION__);
  573. set_audio_registers(core, a2_bgdk_common);
  574. set_audio_registers(core, a2_bg);
  575. set_audio_registers(core, a2_deemph50);
  576. break;
  577. case WW_DK:
  578. dprintk("%s PAL-DK A1/2 (status: known-good)\n", __FUNCTION__);
  579. set_audio_registers(core, a2_bgdk_common);
  580. set_audio_registers(core, a2_dk);
  581. set_audio_registers(core, a2_deemph50);
  582. break;
  583. case WW_I:
  584. dprintk("%s PAL-I A1 (status: known-good)\n", __FUNCTION__);
  585. set_audio_registers(core, a1_i);
  586. set_audio_registers(core, a2_deemph50);
  587. break;
  588. case WW_L:
  589. dprintk("%s AM-L (status: devel)\n", __FUNCTION__);
  590. set_audio_registers(core, am_l);
  591. break;
  592. default:
  593. dprintk("%s Warning: wrong value\n", __FUNCTION__);
  594. return;
  595. break;
  596. };
  597. mode |= EN_FMRADIO_EN_RDS | EN_DMTRX_SUMDIFF;
  598. set_audio_finish(core, mode);
  599. }
  600. static void set_audio_standard_EIAJ(struct cx88_core *core)
  601. {
  602. static const struct rlist eiaj[] = {
  603. /* TODO: eiaj register settings are not there yet ... */
  604. { /* end of list */ },
  605. };
  606. dprintk("%s (status: unknown)\n", __FUNCTION__);
  607. set_audio_start(core, SEL_EIAJ);
  608. set_audio_registers(core, eiaj);
  609. set_audio_finish(core, EN_EIAJ_AUTO_STEREO);
  610. }
  611. static void set_audio_standard_FM(struct cx88_core *core,
  612. enum cx88_deemph_type deemph)
  613. {
  614. static const struct rlist fm_deemph_50[] = {
  615. {AUD_DEEMPH0_G0, 0x0C45},
  616. {AUD_DEEMPH0_A0, 0x6262},
  617. {AUD_DEEMPH0_B0, 0x1C29},
  618. {AUD_DEEMPH0_A1, 0x3FC66},
  619. {AUD_DEEMPH0_B1, 0x399A},
  620. {AUD_DEEMPH1_G0, 0x0D80},
  621. {AUD_DEEMPH1_A0, 0x6262},
  622. {AUD_DEEMPH1_B0, 0x1C29},
  623. {AUD_DEEMPH1_A1, 0x3FC66},
  624. {AUD_DEEMPH1_B1, 0x399A},
  625. {AUD_POLYPH80SCALEFAC, 0x0003},
  626. { /* end of list */ },
  627. };
  628. static const struct rlist fm_deemph_75[] = {
  629. {AUD_DEEMPH0_G0, 0x091B},
  630. {AUD_DEEMPH0_A0, 0x6B68},
  631. {AUD_DEEMPH0_B0, 0x11EC},
  632. {AUD_DEEMPH0_A1, 0x3FC66},
  633. {AUD_DEEMPH0_B1, 0x399A},
  634. {AUD_DEEMPH1_G0, 0x0AA0},
  635. {AUD_DEEMPH1_A0, 0x6B68},
  636. {AUD_DEEMPH1_B0, 0x11EC},
  637. {AUD_DEEMPH1_A1, 0x3FC66},
  638. {AUD_DEEMPH1_B1, 0x399A},
  639. {AUD_POLYPH80SCALEFAC, 0x0003},
  640. { /* end of list */ },
  641. };
  642. /* It is enough to leave default values? */
  643. static const struct rlist fm_no_deemph[] = {
  644. {AUD_POLYPH80SCALEFAC, 0x0003},
  645. { /* end of list */ },
  646. };
  647. dprintk("%s (status: unknown)\n", __FUNCTION__);
  648. set_audio_start(core, SEL_FMRADIO);
  649. switch (deemph) {
  650. case FM_NO_DEEMPH:
  651. set_audio_registers(core, fm_no_deemph);
  652. break;
  653. case FM_DEEMPH_50:
  654. set_audio_registers(core, fm_deemph_50);
  655. break;
  656. case FM_DEEMPH_75:
  657. set_audio_registers(core, fm_deemph_75);
  658. break;
  659. }
  660. set_audio_finish(core, EN_FMRADIO_AUTO_STEREO);
  661. }
  662. /* ----------------------------------------------------------- */
  663. int cx88_detect_nicam(struct cx88_core *core)
  664. {
  665. int i, j = 0;
  666. dprintk("start nicam autodetect.\n");
  667. for (i = 0; i < 6; i++) {
  668. /* if bit1=1 then nicam is detected */
  669. j += ((cx_read(AUD_NICAM_STATUS2) & 0x02) >> 1);
  670. if (j == 1) {
  671. dprintk("nicam is detected.\n");
  672. return 1;
  673. }
  674. /* wait a little bit for next reading status */
  675. msleep(10);
  676. }
  677. dprintk("nicam is not detected.\n");
  678. return 0;
  679. }
  680. void cx88_set_tvaudio(struct cx88_core *core)
  681. {
  682. switch (core->tvaudio) {
  683. case WW_BTSC:
  684. set_audio_standard_BTSC(core, 0, EN_BTSC_AUTO_STEREO);
  685. break;
  686. case WW_BG:
  687. case WW_DK:
  688. case WW_I:
  689. case WW_L:
  690. /* prepare all dsp registers */
  691. set_audio_standard_A2(core, EN_A2_FORCE_MONO1);
  692. /* set nicam mode - otherwise
  693. AUD_NICAM_STATUS2 contains wrong values */
  694. set_audio_standard_NICAM(core, EN_NICAM_AUTO_STEREO);
  695. if (0 == cx88_detect_nicam(core)) {
  696. /* fall back to fm / am mono */
  697. set_audio_standard_A2(core, EN_A2_FORCE_MONO1);
  698. core->use_nicam = 0;
  699. } else {
  700. core->use_nicam = 1;
  701. }
  702. break;
  703. case WW_EIAJ:
  704. set_audio_standard_EIAJ(core);
  705. break;
  706. case WW_FM:
  707. set_audio_standard_FM(core, FM_NO_DEEMPH);
  708. break;
  709. case WW_NONE:
  710. default:
  711. printk("%s/0: unknown tv audio mode [%d]\n",
  712. core->name, core->tvaudio);
  713. break;
  714. }
  715. return;
  716. }
  717. void cx88_newstation(struct cx88_core *core)
  718. {
  719. core->audiomode_manual = UNSET;
  720. }
  721. void cx88_get_stereo(struct cx88_core *core, struct v4l2_tuner *t)
  722. {
  723. static char *m[] = { "stereo", "dual mono", "mono", "sap" };
  724. static char *p[] = { "no pilot", "pilot c1", "pilot c2", "?" };
  725. u32 reg, mode, pilot;
  726. reg = cx_read(AUD_STATUS);
  727. mode = reg & 0x03;
  728. pilot = (reg >> 2) & 0x03;
  729. if (core->astat != reg)
  730. dprintk("AUD_STATUS: 0x%x [%s/%s] ctl=%s\n",
  731. reg, m[mode], p[pilot],
  732. aud_ctl_names[cx_read(AUD_CTL) & 63]);
  733. core->astat = reg;
  734. /* TODO
  735. Reading from AUD_STATUS is not enough
  736. for auto-detecting sap/dual-fm/nicam.
  737. Add some code here later.
  738. */
  739. # if 0
  740. t->capability = V4L2_TUNER_CAP_STEREO | V4L2_TUNER_CAP_SAP |
  741. V4L2_TUNER_CAP_LANG1 | V4L2_TUNER_CAP_LANG2;
  742. t->rxsubchans = V4L2_TUNER_SUB_MONO;
  743. t->audmode = V4L2_TUNER_MODE_MONO;
  744. switch (core->tvaudio) {
  745. case WW_BTSC:
  746. t->capability = V4L2_TUNER_CAP_STEREO | V4L2_TUNER_CAP_SAP;
  747. t->rxsubchans = V4L2_TUNER_SUB_STEREO;
  748. if (1 == pilot) {
  749. /* SAP */
  750. t->rxsubchans |= V4L2_TUNER_SUB_SAP;
  751. }
  752. break;
  753. case WW_A2_BG:
  754. case WW_A2_DK:
  755. case WW_A2_M:
  756. if (1 == pilot) {
  757. /* stereo */
  758. t->rxsubchans =
  759. V4L2_TUNER_SUB_MONO | V4L2_TUNER_SUB_STEREO;
  760. if (0 == mode)
  761. t->audmode = V4L2_TUNER_MODE_STEREO;
  762. }
  763. if (2 == pilot) {
  764. /* dual language -- FIXME */
  765. t->rxsubchans =
  766. V4L2_TUNER_SUB_LANG1 | V4L2_TUNER_SUB_LANG2;
  767. t->audmode = V4L2_TUNER_MODE_LANG1;
  768. }
  769. break;
  770. case WW_NICAM_BGDKL:
  771. if (0 == mode) {
  772. t->audmode = V4L2_TUNER_MODE_STEREO;
  773. t->rxsubchans |= V4L2_TUNER_SUB_STEREO;
  774. }
  775. break;
  776. case WW_SYSTEM_L_AM:
  777. if (0x0 == mode && !(cx_read(AUD_INIT) & 0x04)) {
  778. t->audmode = V4L2_TUNER_MODE_STEREO;
  779. t->rxsubchans |= V4L2_TUNER_SUB_STEREO;
  780. }
  781. break;
  782. default:
  783. /* nothing */
  784. break;
  785. }
  786. # endif
  787. return;
  788. }
  789. void cx88_set_stereo(struct cx88_core *core, u32 mode, int manual)
  790. {
  791. u32 ctl = UNSET;
  792. u32 mask = UNSET;
  793. if (manual) {
  794. core->audiomode_manual = mode;
  795. } else {
  796. if (UNSET != core->audiomode_manual)
  797. return;
  798. }
  799. core->audiomode_current = mode;
  800. switch (core->tvaudio) {
  801. case WW_BTSC:
  802. switch (mode) {
  803. case V4L2_TUNER_MODE_MONO:
  804. set_audio_standard_BTSC(core, 0, EN_BTSC_FORCE_MONO);
  805. break;
  806. case V4L2_TUNER_MODE_LANG1:
  807. set_audio_standard_BTSC(core, 0, EN_BTSC_AUTO_STEREO);
  808. break;
  809. case V4L2_TUNER_MODE_LANG2:
  810. set_audio_standard_BTSC(core, 1, EN_BTSC_FORCE_SAP);
  811. break;
  812. case V4L2_TUNER_MODE_STEREO:
  813. case V4L2_TUNER_MODE_LANG1_LANG2:
  814. set_audio_standard_BTSC(core, 0, EN_BTSC_FORCE_STEREO);
  815. break;
  816. }
  817. break;
  818. case WW_BG:
  819. case WW_DK:
  820. case WW_I:
  821. case WW_L:
  822. if (1 == core->use_nicam) {
  823. switch (mode) {
  824. case V4L2_TUNER_MODE_MONO:
  825. case V4L2_TUNER_MODE_LANG1:
  826. set_audio_standard_NICAM(core,
  827. EN_NICAM_FORCE_MONO1);
  828. break;
  829. case V4L2_TUNER_MODE_LANG2:
  830. set_audio_standard_NICAM(core,
  831. EN_NICAM_FORCE_MONO2);
  832. break;
  833. case V4L2_TUNER_MODE_STEREO:
  834. case V4L2_TUNER_MODE_LANG1_LANG2:
  835. set_audio_standard_NICAM(core,
  836. EN_NICAM_FORCE_STEREO);
  837. break;
  838. }
  839. } else {
  840. if ((core->tvaudio == WW_I) || (core->tvaudio == WW_L)) {
  841. /* fall back to fm / am mono */
  842. set_audio_standard_A2(core, EN_A2_FORCE_MONO1);
  843. } else {
  844. /* TODO: Add A2 autodection */
  845. switch (mode) {
  846. case V4L2_TUNER_MODE_MONO:
  847. case V4L2_TUNER_MODE_LANG1:
  848. set_audio_standard_A2(core,
  849. EN_A2_FORCE_MONO1);
  850. break;
  851. case V4L2_TUNER_MODE_LANG2:
  852. set_audio_standard_A2(core,
  853. EN_A2_FORCE_MONO2);
  854. break;
  855. case V4L2_TUNER_MODE_STEREO:
  856. case V4L2_TUNER_MODE_LANG1_LANG2:
  857. set_audio_standard_A2(core,
  858. EN_A2_FORCE_STEREO);
  859. break;
  860. }
  861. }
  862. }
  863. break;
  864. case WW_FM:
  865. switch (mode) {
  866. case V4L2_TUNER_MODE_MONO:
  867. ctl = EN_FMRADIO_FORCE_MONO;
  868. mask = 0x3f;
  869. break;
  870. case V4L2_TUNER_MODE_STEREO:
  871. ctl = EN_FMRADIO_AUTO_STEREO;
  872. mask = 0x3f;
  873. break;
  874. }
  875. break;
  876. }
  877. if (UNSET != ctl) {
  878. dprintk("cx88_set_stereo: mask 0x%x, ctl 0x%x "
  879. "[status=0x%x,ctl=0x%x,vol=0x%x]\n",
  880. mask, ctl, cx_read(AUD_STATUS),
  881. cx_read(AUD_CTL), cx_sread(SHADOW_AUD_VOL_CTL));
  882. cx_andor(AUD_CTL, mask, ctl);
  883. }
  884. return;
  885. }
  886. int cx88_audio_thread(void *data)
  887. {
  888. struct cx88_core *core = data;
  889. struct v4l2_tuner t;
  890. u32 mode = 0;
  891. dprintk("cx88: tvaudio thread started\n");
  892. for (;;) {
  893. msleep_interruptible(1000);
  894. if (kthread_should_stop())
  895. break;
  896. /* just monitor the audio status for now ... */
  897. memset(&t, 0, sizeof(t));
  898. cx88_get_stereo(core, &t);
  899. if (UNSET != core->audiomode_manual)
  900. /* manually set, don't do anything. */
  901. continue;
  902. /* monitor signal */
  903. if (t.rxsubchans & V4L2_TUNER_SUB_STEREO)
  904. mode = V4L2_TUNER_MODE_STEREO;
  905. else
  906. mode = V4L2_TUNER_MODE_MONO;
  907. if (mode == core->audiomode_current)
  908. continue;
  909. /* automatically switch to best available mode */
  910. cx88_set_stereo(core, mode, 0);
  911. }
  912. dprintk("cx88: tvaudio thread exiting\n");
  913. return 0;
  914. }
  915. /* ----------------------------------------------------------- */
  916. EXPORT_SYMBOL(cx88_set_tvaudio);
  917. EXPORT_SYMBOL(cx88_newstation);
  918. EXPORT_SYMBOL(cx88_set_stereo);
  919. EXPORT_SYMBOL(cx88_get_stereo);
  920. EXPORT_SYMBOL(cx88_audio_thread);
  921. /*
  922. * Local variables:
  923. * c-basic-offset: 8
  924. * End:
  925. * kate: eol "unix"; indent-width 3; remove-trailing-space on; replace-trailing-space-save on; tab-width 8; replace-tabs off; space-indent off; mixed-indent off
  926. */